



# LB1999M

## Three-Phase Brushless Motor Driver for VCR Capstan Motors

### Overview

The LB1999M is a 3-phase brushless motor driver that is particularly appropriate for VCR capstan motor drivers.



### Functions

- 3-phase full-wave drive
- Built-in torque ripple correction circuit (fixed correction ratio)
- Built-in current limiter circuit and control characteristics that include gain switching
- Upper and lower side output stage over-saturation prevention circuit that does not require external capacitors.
- FG amplifier with built-in Schmitt comparator
- Thermal shutdown circuit

### Package Dimensions

unit: mm

3129-MFP36SLF



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

**SANYO Electric Co.,Ltd. Semiconductor Business Headquarters**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

O3098RM (OT) No. 5975-1/8

## LB1999M

### Specifications

#### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		7	V
	V <sub>S</sub> max		24	V
Maximum output current	I <sub>O</sub> max		1.3	A
Allowable power dissipation	Pd max	Independent device	0.95	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

#### Allowable Operating Ranges at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>S</sub>		5 to 22	V
	V <sub>CC</sub>		4.5 to 5.5	V
Hall input amplitude	V <sub>HALL</sub>	Between the Hall inputs	±30 to ±80	mVo-p
GSENSE pin input range	V <sub>GSENSE</sub>	With respect to the control system ground	-0.20 to +0.20	V

#### Electrical Characteristics at Ta = 25°C, V<sub>CC</sub> = 5 V, V<sub>S</sub> = 15 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
VCC supply current	I <sub>CC</sub>	RL = ∞, V <sub>CTL</sub> = 0 V (Quiescent)		12	18	mA
[Outputs]						
Output saturation voltage	V <sub>OSat1</sub>	I <sub>O</sub> = 500 mA, R <sub>f</sub> = 0.5 Ω, Sink + Source V <sub>CTL</sub> = V <sub>LIM</sub> = 5 V (With saturation prevention)		2.1	2.6	V
	V <sub>OSat2</sub>	I <sub>O</sub> = 1.0 A, R <sub>f</sub> = 0.5 Ω, Sink + Source V <sub>CTL</sub> = V <sub>LIM</sub> = 5 V (With saturation prevention)		2.6	3.5	V
Output leakage current	I <sub>Oleak</sub>				1.0	mA
[FR]						
FR pin input threshold voltage	V <sub>FSR</sub>		2.25	2.50	2.75	V
FR pin input bias current	I <sub>B</sub> (FSR)		-5.0			μA
[Control]						
CTLREF pin voltage	V <sub>CREP</sub>		2.37	2.50	2.63	V
CTLREF pin input range	V <sub>CREFIN</sub>		1.7		3.50	V
CTL pin input bias current	I <sub>B</sub> (CTL)	With V <sub>CTL</sub> = 5 V and the CTLREF pin open			8.0	μA
CTL pin control start voltage	V <sub>CTL</sub> (ST)	With R <sub>f</sub> = 0.5 Ω, V <sub>LIM</sub> = 5 V, I <sub>O</sub> ≥ 10 mA, Hall input logic fixed (U, V, W = H, H, L)	2.20	2.35	2.50	V
CTL pin control switching voltage	V <sub>CTL</sub> (ST2)	With R <sub>f</sub> = 0.5 Ω, V <sub>LIM</sub> = 5 V	3.00	3.15	3.30	V
CTL pin control Gm1	Gm (CTL)	With R <sub>f</sub> = 0.5 Ω, ΔI <sub>O</sub> = 200 mA, Hall input logic fixed (U, V, W = H, H, L)	0.52	0.65	0.78	A/V
CTL pin control Gm2	Gm2 (CTL)	With R <sub>f</sub> = 0.5 Ω, ΔV <sub>CTL</sub> = 200 mV, Hall input logic fixed (U, V, W = H, H, L)	1.20	1.50	1.80	A/V
[Current Limiter]						
LIM current limit offset voltage	V <sub>off</sub> (LIM)	With R <sub>f</sub> = 0.5 Ω, V <sub>CTL</sub> = 5 V, I <sub>O</sub> ≥ 10 mA, Hall input logic fixed (U, V, W = H, H, L)	140	200	260	mV
LIM pin input bias current	I <sub>B</sub> (LIM)	With V <sub>CTL</sub> = 5 V and the V <sub>CREP</sub> pin open, V <sub>LIM</sub> = 0 V	-2.5			μA
LIM pin current control level	I <sub>LIM</sub>	With R <sub>f</sub> = 0.5 Ω, V <sub>CTL</sub> = 5 V, V <sub>LIM</sub> = 2.06 V, Hall input logic fixed (U, V, W = H, H, L)	830	900	970	mA
[Hall Amplifier]						
Hall amplifier input offset voltage	V <sub>off</sub> (HALL)		-6		+6	mV
Hall amplifier input bias current	I <sub>B</sub> (HALL)			1.0	3.0	μA
Hall amplifier common-mode input voltage range	V <sub>CM</sub> (HALL)		1.3		3.3	V
Torque ripple correction ratio	TRC	For the high and low peaks in the R <sub>f</sub> waveform when I <sub>O</sub> = 200 mA. (R <sub>f</sub> = 0.5 Ω)*1		9		%
[FG Amplifier]						
FG amplifier input offset voltage	V <sub>off</sub> (FG)		-8		+8	mV
FG amplifier input bias current	I <sub>B</sub> (FG)		-100			nA
FG amplifier output saturation voltage	V <sub>OSat</sub> (FG)	Sink side, for the load provided by the internal pull-up resistor		0.5	0.6	V
FG bias voltage	V <sub>FGBI</sub>		2.4	2.5	2.6	V
FG amplifier common-mode input voltage	V <sub>GM</sub> (FG)		0.5		4.0	V

Notes : 1. The torque ripple correction ratio is determined as follows from the R<sub>f</sub> voltage waveform.  
2. Parameters that are indicated as design target values in the conditions column are not tested.


Continued on next page.

## LB1999M

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[Saturation]						
Saturation prevention circuit lower side voltage setting	$V_{Osat}$ (DET)	The voltages between each OUT and Rf pair when $I_O = 10$ mA, $R_f = 0.5 \Omega$ , and $V_{CTL} = V_{LIM} = 5$ V	0.175	0.25	0.325	V
[Schmitt Amplifier]						
Duty ratio	DUTY	Under the specified conditions ( $R_f = 39$ k $\Omega$ )	48.7	50	51.3	%
Upper side output saturation voltage	$V_{satu}$ (SH)	$I_O = -20$ $\mu$ A	4.8			V
Lower side output saturation voltage	$V_{satsd}$ (SH)	$I_O = 100$ $\mu$ A			0.2	V
Hysteresis width	$V_{hys}$		32	46	60	mV
TSD operating temperature	T-TSD	Design target value*2		170		$^{\circ}$ C

Notes : 1. The torque ripple correction ratio is determined as follows from the Rf voltage waveform.  
 2. Parameters that are indicated as design target values in the conditions column are not tested.



$$\text{Correction ratio} = \frac{2 \times (V_p - V_b)}{V_p - V_b} 100 \times (\%)$$

A11111

### Truth Table and Control Functions



	Source $\rightarrow$ Sink	Hall input			FR
		U	V	W	
1	Phase V $\rightarrow$ Phase W	H	H	L	H
	Phase W $\rightarrow$ Phase V	H	H	L	L
2	Phase U $\rightarrow$ Phase W	H	L	L	H
	Phase W $\rightarrow$ Phase U	H	L	L	L
3	Phase U $\rightarrow$ Phase V	H	L	H	H
	Phase V $\rightarrow$ Phase U	H	L	H	L
4	Phase W $\rightarrow$ Phase V	L	L	H	H
	Phase V $\rightarrow$ Phase W	L	L	H	L
5	Phase W $\rightarrow$ Phase U	L	H	H	H
	Phase U $\rightarrow$ Phase W	L	H	H	L
6	Phase V $\rightarrow$ Phase U	L	H	L	H
	Phase U $\rightarrow$ Phase V	L	H	L	L

Note: In the FR column, "H" refers to a voltage of 2.75 V or higher, and "L" refers to 2.25 V or lower (when  $V_{CC} = 5$  V.)

Note: In the Hall input column, "H" refers to the state in the corresponding phase where the + input is at a potential at least 0.01 V higher than the - input, and "L" refers to the state where the - input is at a potential at least 0.01 V higher than the + input.

Note: Since the drive technique adopted is a 180 $^{\circ}$  technique, phases other than the sink and source phase do not turn off.

Control Function and Current Limiter Function



Pin Descriptions

Pin No.	Pin	Function	Equivalent circuit
3	FG <sub>IN</sub> <sup>+</sup>	Input used when the FG amplifier is used as an inverting input. A feedback resistor must be connected between FG <sub>OUT</sub> and this pin.	<p>A11117</p>
4	FG <sub>IN</sub> <sup>-</sup>	Noninverting input used when the FG amplifier is used as a differential input amplifier. No bias is applied internally.	
5	FG <sub>OUT</sub>	FG amplifier output. There is an internal resistive load.	<p>A11118</p>
6	FGS	Control reference voltage. While this pin is set to about 0.43 × V <sub>CC</sub> internally, this voltage can be modified by applying a voltage from a low-impedance circuit. (The input impedance is about 4.3 kΩ).	
9	FC	Speed control loop frequency characteristics correction.	
7	CTL	Speed control input. The control implemented is fixed current drive controlled by current feedback from R <sub>f</sub> . G <sub>m</sub> = 0.58/V (typical) when R <sub>f</sub> = 0.5 Ω.	<p>A11116</p>
8	LIM	Current limiter function control. The output current can be varied linearly by applying a voltage to this pin. The slope is 0.5 A/V (typical) when R <sub>f</sub> = 0.5 Ω.	
10 11	U <sub>IN</sub> <sup>+</sup> U <sub>IN</sub> <sup>-</sup>	U phase Hall element inputs. Logic high is defined as states where IN <sup>+</sup> > IN <sup>-</sup> .	<p>A11114</p>
12 13	V <sub>IN</sub> <sup>+</sup> V <sub>IN</sub> <sup>-</sup>	V phase Hall element inputs. Logic high is defined as states where IN <sup>+</sup> > IN <sup>-</sup> .	
14 15	W <sub>IN</sub> <sup>+</sup> W <sub>IN</sub> <sup>-</sup>	W phase Hall element inputs. Logic high is defined as states where IN <sup>+</sup> > IN <sup>-</sup> .	
16	V <sub>CC</sub>	Power supply for all internal blocks other than the output block. This voltage must be stabilized so that noise and ripple do not enter the IC.	


Continued on next page.

# LB1999M

Continued from preceding page.


Pin No.	Pin	Function	Equivalent circuit
21	V <sub>S</sub>	Output block power supply	
23 31	R <sub>f</sub> (PWR) R <sub>f</sub> (SNS)	Output current detection. The control block current limiter operates using the resistor R <sub>f</sub> connected between these pins and ground. Also, the lower side saturation prevention circuit and the torque ripple correction circuit operate based on the voltages to this pin. It is especially important to note that, since the saturation prevention level is set using this voltage, the lower side saturation prevention circuit will become less effective in the large current region if the value of R <sub>f</sub> is lowered excessively. Also, the PWR and SENSE pins must be connected together.	
26 27 28	U <sub>OUT</sub> V <sub>OUT</sub> W <sub>OUT</sub>	U phase output V phase output W phase output (Spark killer diodes are built-in.)	
32	GSENSE	Ground sensing. The influence of the common ground impedance on R <sub>f</sub> can be excluded by connecting this pin to nearest ground for the R <sub>f</sub> resistor side of the motor ground wiring that includes R <sub>f</sub> . (This pin must not be left open.)	
33	FR	Forward/reverse selection. The voltage applied to this pin selects the motor direction (forward or reverse). (V <sub>th</sub> = 2.5 V at V <sub>CC</sub> = 5 V (typical))	

## Pin Assignment




Note: Although the FRAME pins and the GND pins are not connected internally, the potentials of the GND pins and the FRAME pins externally be identical to assure ground potential stability.

Block Diagram



A11121

Sample Application Circuit



A11122

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.