



Very Low Power/Voltage CMOS SRAM 1M X 8 bit

BS62LV8000

■ FEATURES


- Wide Vcc operation voltage : 2.4V ~ 5.5V
 - Very low power consumption :

Vcc = 3V	C-grade: 20mA (Max.) operating current
	I-grade: 25mA (Max.) operating current
	0.5uA (Typ.) CMOS standby current
Vcc = 5V	C-grade: 45mA (Max.) operation current
	I-grade: 50mA (Max.) operating current
	3uA (Typ.) CMOS standby current
 - High speed access time :

-70	70ns (Max) at Vcc = 3V
-10	100ns (Max) at Vcc = 3V
 - Automatic power down when chip is deselected
 - Three state outputs and TTL compatible
 - Fully static operation
 - Data retention supply voltage as low as 1.5V
 - Easy expansion with $\overline{\text{CE1}}$, CE2 and $\overline{\text{OE}}$ options

■ PRODUCT FAMILY

■ PIN CONFIGURATIONS



■ GENERAL DESCRIPTION


The BS62LV8000 is a high performance, very low power CMOS Static Random Access Memory organized as 1,048,576 words by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.5µA and maximum access time of 70ns in 3V operation.

Easy memory expansion is provided by an active LOW chip enable ($\overline{CE1}$), an active HIGH chip enable($CE2$) and active LOW output enable (\overline{OE}) and three-state output drivers.

The BS62LV8000 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV8000 is available in 44 pin TSOP2 and 48-pin BGA type.

■ FUNCTIONAL BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



BS62LV8000

■ PIN DESCRIPTIONS

Name	Function
A0-A19 Address Input	These 20 address inputs select one of the 1,048,576 x 8-bit words in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WĒ is HIGH and OĒ is LOW, output data will be present on the DQ pins; when WĒ is LOW, the data present on the DQ pins will be written into the selected memory location.
OĒ Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when OĒ is inactive.
DQ0-DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WĒ	CE1	CE2	OĒ	I/O OPERATION	Vcc CURRENT
Not selected (Power Down)	X	H	X	X	High Z	I _{CCSB} , I _{CCSB1}
	X	X	L	X		
Output Disabled	H	L	H	H	High Z	I _{CC}
Read	H	L	H	L	D _{OUT}	I _{CC}
Write	L	L	H	X	D _{IN}	I _{CC}

■ ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T BIAS	Temperature Under Bias	-40 to +125	°C
T STG	Storage Temperature	-60 to +150	°C
P T	Power Dissipation	1.0	W
I OUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	V _{CC}
Commercial	0 °C to +70 °C	2.4V ~ 5.5V
Industrial	-40 °C to +85 °C	2.4V ~ 5.5V

■ CAPACITANCE⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V _{IN} =0V	10	pF
CDQ	Input/Output Capacitance	V _{I/O} =0V	12	pF

1. This parameter is guaranteed and not tested.

■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾		Vcc=3V	-0.5	--	0.8
			Vcc=5V	-0.5	--	0.8
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		Vcc=3V	2.0	--	Vcc+0.2
			Vcc=5V	2.2	--	Vcc+0.2
I _{IL}	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc	--	--	1	uA
I _{OL}	Output Leakage Current	Vcc = Max, CE1 = V _{IH} or CE2 = V _{IL} or OE = V _{IH} , V _{IO} = 0V to Vcc	--	--	1	uA
V _{OL}	Output Low Voltage	Vcc = Max, I _{OL} = 2mA	Vcc=3V	--	--	0.4
			Vcc=5V	--	--	V
V _{OH}	Output High Voltage	Vcc = Min, I _{OH} = -1mA	Vcc=3V	2.4	--	--
			Vcc=5V	--	--	V
I _{CC}	Operating Power Supply Current	CE1= V _{IL} , CE2= V _{IH} , I _{DQ} = 0mA, F = Fmax ⁽³⁾	Vcc=3V	--	--	20
			Vcc=5V	--	--	45
I _{CCSB}	Standby Current-TTL	CE1 = V _{IH} , CE2= V _{IL} , I _{DQ} = 0mA	Vcc=3V	--	--	1
			Vcc=5V	--	--	2
I _{CCSB1}	Standby Current-CMOS	CE1 \geq Vcc-0.2V, CE2 \leq 0.2V V _{IN} \geq Vcc - 0.2V or V _{IN} \leq 0.2V	Vcc=3V	--	0.5	3
			Vcc=5V	--	3	30

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.



3. Fmax = 1/t_{RC}.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{DR}	Vcc for Data Retention	CE1 \geq Vcc - 0.2V or CE2 \leq 0.2V or V _{IN} \geq Vcc - 0.2V or V _{IN} \leq 0.2V	1.5	--	--	V
I _{CCDR}	Data Retention Current	CE1 \geq Vcc - 0.2V or CE2 \leq 0.2V V _{IN} \geq Vcc - 0.2V or V _{IN} \leq 0.2V	--	0.4	2	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t _R	Operation Recovery Time		T _{RC} ⁽²⁾	--	--	ns



1. Vcc = 1.5V, T_A = + 25°C

2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)

■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)


■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0
Input Rise and Fall Times	5ns
Input and Output	0.5Vcc
Timing Reference Level	

■ AC TEST LOADS AND WAVEFORMS


THEVENIN EQUIVALENT
667 Ω

ALL INPUT PULSES







FIGURE 2

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
—	MUST BE STEADY	MUST BE STEADY
/ \ / \ / \	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
/ \ / \ / \	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
X X X X X	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
Y Y Y Y Y	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C , Vcc = 3V)
READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS62LV8000-70 MIN. TYP. MAX.			BS62LV8000-10 MIN. TYP. MAX.			UNIT
t_{AVAX}	t_{RC}	Read Cycle Time	70	--	--	100	--	--	ns
t_{AVQV}	t_{AA}	Address Access Time	--	--	70	--	--	100	ns
t_{E1LQV}	t_{ACS1}	Chip Select Access Time ($\overline{CE1}$)	--	--	70	--	--	100	ns
t_{E2LQV}	t_{ACS2}	Chip Select Access Time ($CE2$)	--	--	70	--	--	100	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid	--	--	35	--	--	50	ns
t_{ELQX}	t_{CLZ}	Chip Select to Output Low Z	10	--	--	15	--	--	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z	10	--	--	15	--	--	ns
t_{EHQZ}	t_{CHZ}	Chip Deselect to Output in High Z	0	--	35	0	--	40	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0	--	30	0	--	35	ns
t_{AXOX}	t_{OH}	Output Disable to Output Address Change	10	--	--	15	--	--	ns


■ SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE1 (1,2,4)

READ CYCLE2 (1,3,4)

READ CYCLE3 (1,4)

NOTES:

1. \overline{WE} is high in read Cycle.
2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.
3. Address valid prior to or coincident with $\overline{CE1}$ transition low and $CE2$ transition high.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.



■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C , Vcc = 3.0V)
WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS62LV8000-70 MIN. TYP. MAX.			BS62LV8000-10 MIN. TYP. MAX.			UNIT
t_{AVAX}	t_{WC}	Write Cycle Time	70	--	--	100	--	--	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	70	--	--	100	--	--	ns
t_{AVWL}	t_{AS}	Address Set up Time	0	--	--	0	--	--	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	70	--	--	100	--	--	ns
t_{WLWH}	t_{WP}	Write Pulse Width	35	--	--	50	--	--	ns
t_{WHAX}	t_{WR}	Write Recovery Time (CE2, $\overline{CE1}$, \overline{WE})	0	--	--	0	--	--	ns
t_{WLOZ}	t_{WHZ}	Write to Output in High Z	0	--	30	0	--	40	ns
t_{DWHH}	t_{DW}	Data to Write Time Overlap	30	--	--	40	--	--	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	--	--	0	--	--	ns
t_{GHOZ}	t_{OHZ}	Output Disable to Output in High Z	0	--	30	0	--	40	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	5	--	--	10	--	--	ns

■ SWITCHING WAVEFORMS (WRITE CYCLE)
WRITE CYCLE1 ⁽¹⁾



WRITE CYCLE2 (1,6)

NOTES:

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE2, CE1 and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T_{WR} is measured from the earlier of CE2 going low, or CE1 or WE going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE2 high transition or CE1 low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CE2 is high or CE1 is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. T_{CW} is measured from the later of CE2 going high or CE1 going low to the end of write.

■ ORDERING INFORMATION

■ PACKAGE DIMENSIONS



SYMBOL	UNIT	INCH	MM
A	0.0433± 0.004	1.10± 0.10	
A1	0.004± 0.002	0.10± 0.05	
A2	0.039± 0.002	1.00± 0.05	
b	0.012 ~ 0.018	0.30 ~ 0.45	
b1	0.012 ~ 0.016	0.30 ~ 0.40	
c	0.005 ~ 0.008	0.12 ~ 0.21	
c1	0.005 ~ 0.006	0.12 ~ 0.16	
D	0.725± 0.004	18.41± 0.10	
E	0.400± 0.004	10.16± 0.10	
E1	0.463± 0.008	11.76± 0.20	
e	0.0315± 0.004	0.80± 0.10	
L	0.0197± 0.004	0.50± 0.10	
L1	0.0315± 0.004	0.80± 0.10	
y	0.004 Max.	0.1 Max.	
θ	0° ~ 8°	0° ~ 8°	

TSOP2-44

■ PACKAGE DIMENSIONS (continued)


NOTES:
 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

N	D	E	D1	E1	e
48	10.0	8.0	5.25	3.75	0.75


48 mini-BGA (8 x 10mm)

REVISION HISTORY

Revision	Description	Date	Note
2.2	2001 Data Sheet release	Apr. 15, 2001	
2.3	Modify Standby Current (Typ. and Max.)	Jun. 29, 2001	
2.4	Modify some AC parameters. Modify 5V ICCSB1_Max(l-grade) from 50uA to 100uA.	April,11,2002	