# Supertex inc.



## P-Channel Enhancement-Mode Vertical DMOS FETs

### **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package			
BV <sub>DGS</sub>				SO-8	TO-92	Die <sup>†</sup>	
-350V	15Ω	-2.0V	-0.7A	_	TP2635N3	_	
-400V	15Ω	-2.0V	-0.7A	TP2640LG	TP2640N3	TP2640ND	

<sup>&</sup>lt;sup>†</sup>MIL visual screening available.

### **Features**

- □ Low threshold -2.0V max.
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- ☐ Complementary N- and P-channel devices

### **Applications**

- ☐ Logic level interfaces ideal for TTL and CMOS
- ☐ Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

### **Absolute Maximum Ratings**

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.

### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### **Package Options**



### 11/12/0

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

### **Thermal Characteristics**


Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	$ heta_{ extsf{jc}}$ $^{\circ}$ C/W	$ heta_{\sf ja}$ $^\circ$ C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
SO-8	-210mA	-1.25A	1.3W <sup>†</sup>	24	96 <sup>†</sup>	-210mA	-1.25A
TO-92	-180mA	-0.8A	1.0W	125	170	-180mA	-0.8A


## Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>			-400			V	$V_{GS} = 0V$ , $I_D = -2.0$ mA	
	Breakdown Voltage	TP2635	-350					
V <sub>GS(th)</sub>	Gate Threshold Voltage	Gate Threshold Voltage			-2.0	V	$V_{GS} = V_{DS}$ , $I_D = -1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature				5.0	mV/°C	$V_{GS} = V_{DS}$ , $I_D = -1.0 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage				-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current				-1	μΑ	$V_{GS} = 0V, V_{DS} = -100V$	
					-10	μΑ	$V_{GS} = 0V$ , $V_{DS} = Max$ Rating	
					-1	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125^{\circ}C$	
I <sub>D(ON)</sub>	ON-State Drain Current		0.7			Α	$V_{GS} = -10V, V_{DS} = -25V$	
R <sub>DS(ON)</sub>	R <sub>DS(ON)</sub> Static Drain-to-Source ON-State Resistance			12	15	Ω	$V_{GS} = -2.5V, I_D = -20mA$ $V_{GS} = -4.5V, I_D = -150mA$	
				11	15			
				11	15		$V_{GS} = -10V, I_D = -300 \text{mA}$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature				0.75	%/°C	$V_{GS} = -10V, I_D = -300mA$	
G <sub>FS</sub>	Forward Transconductance		200			mʊ	$V_{DS} = -25V, I_{D} = -300mA$	
C <sub>ISS</sub>	Input Capacitance				300	pF	$V_{GS} = 0V, V_{DS} = -25V$ f = 1 MHz	
Coss	Common Source Output Capacitance				50			
C <sub>RSS</sub>	Reverse Transfer Capacitance				12	. =2		
t <sub>d(ON)</sub>	Turn-ON Delay Time				10	- ns	$V_{DD} = -25V$ , $I_D = -300$ mA, $R_{GEN} = 25\Omega$	
t <sub>r</sub>	Rise Time				15			
t <sub>d(OFF)</sub>	Turn-OFF Delay Time				60			
t <sub>f</sub>	Fall Time				40		GEN	
V <sub>SD</sub>	Diode Forward Voltage Drop				-1.8	V	$V_{GS} = 0V, I_{SD} = -200mA$	
t <sub>rr</sub>	Reverse Recovery Time			300		ns	$V_{GS} = 0V, I_{SD} = -200mA$	

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


## **Switching Waveforms and Test Circuit**








 $<sup>^{\</sup>star}$   $\rm I_{_{D}}$  (continuous) is limited by max rated T  $_{\rm J}$  .  $^{\dagger}$  Mounted on FR4 board, 25mm x 25mm x 1.57mm.


## **Typical Performance Curves**



















## **Typical Curves**














11/12/01