# 32 MHz, 64-Channel Serial To Parallel Converter With Push-Pull Outputs 

## Ordering Information

| Device | Package Options |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 80 Lead Quad <br> Ceramic Gullwing | 80 Lead Quad <br> Plastic Gullwing <br> (MIL-STD-883 Processed*) | 80 Lead Quad <br> Ceramic Gullwing <br> (MIL-STD-883 Processed*) | Die |
|  | HV57708DG | HV57708PG | RBHV57708DG | HV57708X |

* For Hi-Rel process flows, refer to page 5-3 of the Databook.


## Features

- Processed with HVCMOS ${ }^{\circledR}$ technology
- 5V CMOS logic
- Output voltages up to 80 V
- Low power level shifting
- 32 MHz equivalent data rate
- Latched data outputs
$\square$ Forward and reverse shifting options (DIR pin)
- Diode to $\mathrm{V}_{\mathrm{PP}}$ allows efficient power recovery
- Outputs may be hot switched
- Hi-Rel processing available


## Absolute Maximum Ratings

| Supply voltage, $\mathrm{V}_{\text {DD }}{ }^{1}$ |  | -0.5 V to +7.5 V |
| :---: | :---: | :---: |
| Output voltage, $\mathrm{V}_{\text {PP }}{ }^{1}$ |  | -0.5 V to +90 V |
| Logic input levels ${ }^{1}$ |  | to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Ground current ${ }^{2}$ |  | 1.5A |
| Continuous total power dissipation ${ }^{3}$ | $n^{3} \quad$ Plastic | 1200 mW |
|  | Ceramic | - 1900 mW |
| Operating temperature range | Plastic | -40 to $85^{\circ} \mathrm{C}$ |
|  | Ceramic | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature 1.6 mm (1/16 inch) |  | $260^{\circ} \mathrm{C}$ |

from case for 10 seconds

## Notes:

1. All voltages are referenced to GND.
2. Limited by the total power dissipated in the package.
3. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to maximum operating temperature at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for plastic and at $19 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for ceramic.

## General Description

The HV577 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for electroluminescent displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.
The device has 4 parallel 16-bit shift registers, permitting data rates $4 X$ the speed of one ( they are clocked together). There are also 64 latches and control logic to perform the polarity select and blanking of the outputs. HVout1 is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to $\mathrm{V}_{\mathrm{DD}}$. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ( $\mathrm{HV}_{\text {OUT }} 64$ ). Operation of the shift register is not affected by the $\overline{\mathrm{LE}}$ (latch enable), $\overline{\mathrm{BL}}$ (blanking), or the $\overline{\mathrm{POL}}$ (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the $\overline{\mathrm{LE}}$ (latch enable) input is high. The data in the latches is stored when $\overline{\mathrm{LE}}$ is low.

For detailed circuit and application information, please refer to application note AN-H3.

## 02/96/022

Electrical Characteristics (over recommended operating conditions unless noted, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) DC Characteristics

| Symbol | Parameter |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 15 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \max \\ & \mathrm{f}_{\mathrm{CLK}}=8 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{PP}}$ | High voltage supply current |  |  | 100 | $\mu \mathrm{A}$ | Outputs high |
|  |  |  |  | 100 | $\mu \mathrm{A}$ | Outputs low |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 100 | $\mu \mathrm{A}$ | All $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output | HV ${ }_{\text {OUT }}$ | 65 |  | V | $\mathrm{I}_{\mathrm{O}}=-15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=80 \mathrm{~V}$ |
|  |  | Data out | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | V | $\mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output | HV ${ }_{\text {OUT }}$ |  | 7 | V | $\mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=80 \mathrm{~V}$ |
|  |  | Data out |  | 0.5 | V | $\mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-level logic input current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
| 1 IL | Low-level logic input current |  |  | -1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {Oc }}$ | High voltage clamp diode |  |  | 1 | V | $\mathrm{l}_{\mathrm{OC}}=1 \mathrm{~mA}$ |

AC Characteristics $\left(T_{A}=85^{\circ} \mathrm{C}\right.$ max. Logic signal inputs and Data inputs have $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \leq 5 \mathrm{~ns}[10 \%$ and $90 \%$ points])

| Symbol | Parameter | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency |  | 8 | MHz | Per Register |
| $\mathrm{t}_{\text {WL }}, \mathrm{t}_{\mathrm{WH}}$ | Clock width high or low | 62 |  | ns |  |
| $\mathrm{t}_{\text {su }}$ | Data set-up time before clock rises | 10 |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Data hold time after clock rises | 15 |  | ns |  |
| $\mathrm{t}_{\text {ON }}, \mathrm{t}_{\text {OFF }}$ | Time from latch enable to $\mathrm{HV}_{\text {OUT }}$ |  | 500 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DHL }}$ | Delay time clock to data high to low |  | 70 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLH }}$ | Delay time clock to data low to high |  | 70 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {LLE }}{ }^{*}$ | Delay time clock to $\overline{\mathrm{LE}}$ low to high | 25 |  | ns |  |
| $\mathrm{t}_{\text {WLE }}$ | Width of $\overline{\text { LE }}$ pulse | 25 |  | ns |  |
| $\mathrm{t}_{\text {SLE }}$ | $\overline{\mathrm{LE}}$ set-up time before clock rises | 0 |  | ns |  |

${ }^{*} t_{\text {DLE }}$ is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

## Recommended Operating Conditions

| Symbol | Parameter |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Logic supply voltage |  | 4.5 | 5.5 | V |
| $V_{\text {PP }}$ | Output voltage |  | 8 | 80 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0 | 0.5 | V |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency per register |  |  | 8 | MHz |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | Plastic | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Ceramic | -55 | +125 |  |

Note: Power-up sequence should be the following:

1. Connect ground.
2. Apply $V_{D D}$.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply $\mathrm{V}_{\mathrm{PP}}$.
5. The $\mathrm{V}_{\mathrm{PP}}$ should not drop below $\mathrm{V}_{\mathrm{DD}}$ or float during operation.

Power-down sequence should be the reverse of the above.

## Input and Output Equivalent Circuits



## Switching Waveforms



## Functional Block Diagram



Note: Each SR (shift register) provides 16 outputs. SR1 supplies every fourth output starting with 1; SR2 supplies every fourth output with 2 , etc.

## Function Table

| Function | Inputs |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data | CLK | $\overline{\text { LE }}$ | $\overline{\mathrm{BL}}$ | $\overline{\mathrm{POL}}$ | DIR | Shift Reg | HV Outputs | Data Out |
| All O/P High | X | X | X | L | L | X |  | H |  |
| All O/P Low | X | X | X | L | H | X |  | L |  |
| O/P Normal | X | X | X | H | H | X |  | No inversion |  |
| O/P Inverted | X | X | X | H | L | X |  | Inversion |  |
| Data Falls <br> Through <br> (Latches <br> Transparent) | L | $\uparrow$ | H | H | H | X | L | L |  |
|  | H | $\uparrow$ | H | H | H | X | H | H |  |
|  | L | $\uparrow$ | H | H | L | X | L | H |  |
|  | H | $\uparrow$ | H | H | L | X | H | L |  |
| Data Stored/ Latches Loaded | X | X | L | H | H | X | * | Stored Data |  |
|  | X | X | L | H | L | X | * | Inversion of Stored Data |  |
| I/O Relation | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~A}$ | $\uparrow$ | H | H | H | H | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}+1}$ | New H or L | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~B}$ |
|  | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~A}$ | $\uparrow$ | L | H | H | H | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}+1}$ | Previous H or L | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~B}$ |
|  | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~B}$ | $\uparrow$ | L | H | H | L | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}-1}$ | Previous H or L | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~A}$ |
|  | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~B}$ | $\uparrow$ | H | H | H | L | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}-1}$ | New H or L | $\mathrm{D}_{1 / 0} 1-4 \mathrm{~A}$ |

Note: * = dependent on previous stage's state. See Pin configuration for $D_{I N}$ and $D_{\text {OUT }}$ pin designation for CW and CCW shift.

## Pin Configurations

HV577
80-pin Gullwing

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | HV ${ }_{\text {OUT }} 24 / 41$ | 41 | HV ${ }_{\text {OUT }} 64 / 1$ |
| 2 | HV ${ }_{\text {OUT }}$ 23/42 | 42 | HV ${ }_{\text {OUT }} 63 / 2$ |
| 3 | $\mathrm{HV}_{\text {OUT }} 22 / 43$ | 43 | HV ${ }_{\text {OUT }} 62 / 3$ |
| 4 | $\mathrm{HV}_{\text {OUT }} 21 / 44$ | 44 | HV ${ }_{\text {OUT }} 61 / 4$ |
| 5 | HV ${ }_{\text {Out }} 20 / 45$ | 45 | HV ${ }_{\text {OUt }} 60 / 5$ |
| 6 | HV ${ }_{\text {Out }} 19 / 46$ | 46 | HV ${ }_{\text {OUT }}$ 59/6 |
| 7 | HV ${ }_{\text {OUt }} 18 / 47$ | 47 | HV ${ }_{\text {OUT }} 58 / 7$ |
| 8 | HV ${ }_{\text {OUt }} 17 / 48$ | 48 | $\mathrm{HV}_{\text {OUT }} 57 / 8$ |
| 9 | $\mathrm{HV}_{\text {OUt }} 16 / 49$ | 49 | HV ${ }_{\text {OUT }} 56 / 9$ |
| 10 | $\mathrm{HV}_{\text {OUt }} 15 / 50$ | 50 | $\mathrm{HV}_{\text {OUT }} 55 / 10$ |
| 11 | HV ${ }_{\text {OUt }} 14 / 51$ | 51 | HV ${ }_{\text {OUT }} 54 / 11$ |
| 12 | HV ${ }_{\text {OUt }} 13 / 52$ | 52 | HV ${ }_{\text {OUT }} 53 / 12$ |
| 13 | $\mathrm{HV}_{\text {OUt }} 12 / 53$ | 53 | $\mathrm{HV}_{\text {OUT }} 52 / 13$ |
| 14 | HV ${ }_{\text {OUt }} 11 / 54$ | 54 | HV ${ }_{\text {OUT }} 51 / 14$ |
| 15 | $\mathrm{HV}_{\text {OUt }} 10 / 55$ | 55 | HV ${ }_{\text {OUt }} 50 / 15$ |
| 16 | $\mathrm{HV}_{\text {OUt }} 9 / 56$ | 56 | HV ${ }_{\text {OUT }} 49 / 16$ |
| 17 | HV ${ }_{\text {Out }} 8 / 57$ | 57 | HV ${ }_{\text {OUT }} 48 / 17$ |
| 18 | $\mathrm{HV}_{\text {OUT }} 7 / 58$ | 58 | HV ${ }_{\text {OUT }} 47 / 18$ |
| 19 | $\mathrm{HV}_{\text {OUt }} 6 / 59$ | 59 | HV ${ }_{\text {OUT }} 46 / 19$ |
| 20 | HV ${ }_{\text {OUT }} 5 / 60$ | 60 | HV ${ }_{\text {OUT }} 45 / 20$ |
| 21 | HV ${ }_{\text {OUT }} 4 / 61$ | 61 | HV ${ }_{\text {OUT }} 44 / 21$ |
| 22 | $\mathrm{HV}_{\text {OUT }} 3 / 62$ | 62 | HV ${ }_{\text {OUT }} 43 / 22$ |
| 23 | HV ${ }_{\text {OUT }}$ 2/63 | 63 | HV ${ }_{\text {OUT }} 42 / 23$ |
| 24 | HV ${ }_{\text {OUT }} 1 / 64$ | 64 | HV ${ }_{\text {OUT }} 41 / 24$ |
| 25 | $\mathrm{D}_{\text {IN }} 1 / \mathrm{D}_{\text {OUT }} 4(\mathrm{~A})$ | 65 | HV ${ }_{\text {OUT }} 40 / 25$ |
| 26 | $\mathrm{D}_{\text {IN }} 2 / \mathrm{D}_{\text {OUT }} 3$ 3(A) | 66 | HV ${ }_{\text {OUt }}$ 39/26 |
| 27 | $\mathrm{D}_{\text {IN }} 3 / \mathrm{D}_{\text {OUT }} 2(\mathrm{~A})$ | 67 | HV ${ }_{\text {OUT }} 38 / 27$ |
| 28 | $\mathrm{D}_{\text {IN }} 4 / \mathrm{D}_{\text {OUT }} 1$ (A) | 68 | HV ${ }_{\text {OUT }} 37 / 28$ |
| 29 | LE | 69 | HV ${ }_{\text {OUT }} 36 / 29$ |
| 30 | CLK | 70 | HV ${ }_{\text {OUT }} 35 / 30$ |
| 31 | $\overline{\text { BL }}$ | 71 | HV ${ }_{\text {OUT }} 34 / 31$ |
| 32 | $V_{\text {DD }}$ | 72 | HV ${ }_{\text {OUT }} 33 / 32$ |
| 33 | DIR | 73 | HV ${ }_{\text {OUt }} 32 / 33$ |
| 34 | GND | 74 | HV ${ }_{\text {OUT }} 31 / 34$ |
| 35 | $\overline{\text { POL }}$ | 75 | HV ${ }_{\text {OUT }} 30 / 35$ |
| 36 | $\mathrm{D}_{\text {OUT }} 4 / \mathrm{D}_{\text {IN }} 1$ (B) | 76 | HV ${ }_{\text {OUT }}$ 29/36 |
| 37 | $\mathrm{D}_{\text {OUT }} 3 / \mathrm{D}_{\text {IN }} 2$ (B) | 77 | HV ${ }_{\text {OUT }} 28 / 37$ |
| 38 | $\mathrm{D}_{\text {OUT }} 2 / \mathrm{D}_{\text {IN }} 3$ (B) | 78 | HV ${ }_{\text {OUT }} 27 / 38$ |
| 39 | $\mathrm{D}_{\text {OUT }} 1 / \mathrm{D}_{\text {IN }} 4$ (B) | 79 | HV ${ }_{\text {OUT }} 26 / 39$ |
| 40 | $\mathrm{V}_{\text {PP }}$ | 80 | HV ${ }_{\text {OUT }} 25 / 40$ |

## Package Outline



Note: Pin designation for DIR $=\mathrm{H} / \mathrm{L}$.
Example: For DIR $=\mathrm{H}$, pin 41 is $\mathrm{HV}_{\text {OUT }} 64$ For DIR $=\mathrm{L}$, pin 41 is $\mathrm{HV}_{\text {OUT }} 1$.
For CW/CCW Shift see function table $Q_{N} \rightarrow Q_{N}+1$.

