

240V, 12-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs

Ordering Information

| | | Package Options | | | | |
|--------|--|-----------------|--------|--|--|--|
| Device | Recommended Operating V _{PP} Max | 24 Lead SOW | Die | | | |
| HV510 | 240V | HV510WG | HV510X | | | |

Features

- □ HVCMOS® technology
- ☐ Operating output voltage of 240V
- ☐ Low power level shifting from 5V to 240V
- ☐ Shift register speed 8MHz @ V_{DD} = 5V
- 12 latched data outputs
- Output polarity and blanking
- □ CMOS compatible inputs
- □ Forward and reverse shifting options

General Description

The HV510 is a low voltage serial to high voltage parallel converter with 12 high voltage push-pull outputs. This device has been designed to drive small capacitive loads such as piezo electric transducers. It can also be used in any application requiring multiple high voltage outputs, low current sourcing and sinking capabilities.

The device consists of a 12-bit shift register, 12 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D_{IOA} is Data In and D_{IOB} is Data Out; data is shifted from $HV_{OUT}12$ to $HV_{OUT}1$. When DIR is at logic high, D_{IOB} is Data In and D_{IOA} is Data Out: data is then shifted from $HV_{OUT}12$. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the \overline{LE} , \overline{BL} , or the \overline{POL} inputs. Transfer of data from the shift register to the latch occurs when the \overline{LE} is high. The data in the latch is stored during \overline{LE} transition from high to low.

Absolute Maximum Ratings¹

| Supply voltage, $V_{\rm DD}$ | -0.5V to +6V |
|---|--------------------------------|
| Supply voltage, V _{PP} | V _{DD} to 260V |
| Logic input levels | -0.5V to V _{DD} +0.5V |
| Ground current ³ | 0.3A |
| High voltage supply current ² | 0.25A |
| Continuous total power dissipation ³ | 750mW |
| Operating temperature range | -40°C to +85°C |
| Storage temperature range | -65°C to +150°C |

Notes:

- 1. All voltages are referenced to GND.
- Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
- 3. For operation above 25°C ambient derate linearly to 85°C at 12mW/°C.

12/13/0

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Electrical Characteristics (for $V_{DD} = 5V$, $V_{PP} = 240V$, $T_A = 25^{\circ}C$)

DC Characteristics

| Symbol | Parameter | | | Тур | Max | Units | Conditions |
|------------------|--|-------------------|---------------------|------|----------------------|-------------------------------|---|
| I _{DD} | V _{DD} supply current | | | | 4 | mA | $f_{CLK} = 8MHz, f_{DATA} = 4MHz$ |
| | | | | | | $\overline{LE} = LOW$ | |
| I _{DDQ} | Quiescent V _{DD} supply current | | | 200 | μΑ | All $V_{IN} = 0V$ or V_{DD} | |
| I _{PP} | High voltage supply current | | | | 0.25 | mA | V _{PP} = 240V All outputs high |
| | | | | | 0.25 | mA | V _{PP} = 240V All outputs low |
| I _{IH} | High-level logic input current | | | 10 | μΑ | $V_{IH} = V_{DD}$ | |
| I _{IL} | Low-level logic input current | | | -10 | μΑ | V _{IL} = 0V | |
| V _{OH} | High-level output | HV _{OUT} | 220 | | | ٧ | V _{PP} = 240V, IHV _{OUT} = -0.5mA |
| | | | 175 | | | ٧ | $V_{PP} = 200V$, $IHV_{OUT} = -0.5mA$ |
| | | Data out | V _{DD} -1V | | | ٧ | $I_{DOUT} = -100\mu A$ |
| V _{OL} | V _{OL} Low-level output | | | | 25 | ٧ | V _{DD} = 5V, IHV _{OUT} = 1mA |
| | | Data out | | | 1.0 | ٧ | $I_{DOUT} = 100 \mu A$ |
| V _{oc} | OC HV _{OUT} clamp voltage | | | | V _{PP} +1.5 | ٧ | I _{OL} = 1mA |
| | | | | -1.5 | V | I _{OL} = -1mA | |
| I _{OH} | I _{OH} Output Source Current | | 1.0 | | | mA | V _{PP} = 240V |
| | | | | | | mA | V _{PP} = 200V |

AC Characteristics¹ (For $V_{DD} = 5V$, $V_{PP} = 200V$, $T_{A} = 25^{\circ}C$)

| Symbol | Parameter | | Тур | Max | Units | Conditions |
|------------------------------------|---|----|-----|-----|-------|-----------------------|
| f _{CLK} | Clock frequency | | | 8 | MHz | |
| t _W | Clock width high and low | 62 | | | ns | |
| t _{SU} | Data setup time before clock rises | 35 | | | ns | |
| t _H | Data hold time after clock rises | 30 | | | ns | |
| t _{WLE} | Width of latch enable pulse | 80 | | | ns | |
| t _{DLE} | LE delay time after rising edge of clock | 35 | | | ns | |
| t _{SLE} | LE setup time before rising edge of clock | 40 | | | ns | |
| t _{ON} , t _{OFF} | Time from latch enable to HV _{OUT} | | | 6.0 | μS | C _L = 20pF |
| t _{DHL} | Delay time clock to data out high to low | | | 125 | ns | C _L = 20pF |
| t _{DLH} | Delay time clock to data out low to high | | | 125 | ns | $C_L = 20pF$ |
| t _r , t _f | All logic inputs | | | 5 | ns | |

Note:

Recommended Operating Conditions

| Symbol | Parameter | Min | Тур | Max | Units |
|-----------------|--------------------------------|----------------------|-----|-----------------|-------|
| V_{DD} | Logic supply voltage | 4.5 | 5.0 | 5.5 | V |
| V _{PP} | High voltage supply | 60 | | 240 | V |
| V _{IH} | High-level input voltage | V _{DD} -0.9 | | V _{DD} | V |
| V _{IL} | Low-level input voltage | 0 | | 0.9 | V |
| T _A | Operating free-air temperature | -40 | | +85 | °C |

Notes:


Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V_{DD}.
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- Apply V_{Pf}
- 5. The V_{PP} should not drop below V_{DD} or float during operation.


Power-down sequence should be the reverse of the above.

^{1.} Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.


Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

| | Inputs | | | | | | Outputs | | | |
|------------------------|------------------|-----|----|----|-----|-----|---------------------------|------------|------------------|--|
| Function | Data | CLK | LE | BL | POL | DIR | Shift Reg | HV Outputs | Data Out | |
| | Julu | | | | | | 1 212 | 1 212 | * | |
| All on | Х | Х | Х | L | L | Х | * * * | Н НН | * | |
| All off | Х | Х | Х | L | Н | Х | * * * | L LL | * | |
| Invert mode | Х | Х | L | Н | L | Х | * * * * | * ** | * | |
| Load S/R | H or L | 1 | L | Н | Н | Х | H or L ** | * ** | * | |
| Store data | Х | Х | ↓ | Н | Н | Х | * * * * | * ** | * | |
| in latches | Х | Х | ↓ | Н | L | Х | * * * * | * ** | * | |
| Transparent latch mode | L | 1 | Н | Н | Н | Х | L ** | L ** | * | |
| | Н | 1 | Н | Н | Н | Х | H ** | H ** | * | |
| I/O relation | D _{IOA} | 1 | Х | Х | Х | L | $Q_n \rightarrow Q_{n-1}$ | _ | D _{IOB} | |
| I/O relation | D _{IOB} | 1 | Х | Х | Х | Н | $Q_n \rightarrow Q_{n+1}$ | _ | D _{IOA} | |

Notes:

 $H = \text{high level, L} = \text{low level, X} = \text{irrelevant, } \uparrow = \text{low-to-high transition}, \downarrow = \text{high-to-low transition}.$

^{* =} dependent on previous stage's state before the last CLK or last \overline{LE} high.

Pin Configurations

HV510 24 Pin SOW Package

Function 1 V_{PP} 2 D_IOA 3 BL POL 4 5 V_{DD} 6 DIR 7 **LGND** 8 **HVGND** 9 CLK LE 10 11 D_{IOB} 12 V_{PP} $HV_{OUT}12/1$ 13 HV_{OUT}11/2 14 HV_{OUT}10/3 15 HV_{OUT}9/4 16 17 HV_{OUT}8/5 $HV_{OUT}7/6$ 18 HV_{OUT}6/7 19 $HV_{OUT}5/8$ 20 HV_{OUT}4/9 21 HV_{OUT}3/10 22 HV_{OUT}2/11 23

Note:


24

Pin designation for DIR = H/L

HV_{OUT}1/12

Example: for DIR = H, Pin 13 is $HV_{OUT}12$ for DIR = L, Pin 13 is $HV_{OUT}1$

Package Outline



top view 24-pin SOW