



# Low Power Microprocessor Supervisory with Battery Switch-Over


- Precision Voltage Monitor: SP703 at 4.65V SP704 at 4.40V
- Reset Time Delay 200ms
- Debounced TTL/CMOS -Compatible Manual - Reset Input
- Minimum component count
- 60µA Maximum Operating Supply Current
- 0.6µA Maximum Battery Backup Current
- 0.1µA Maximum Battery Standby Current
- Power Switching
   250mA Output in V<sub>cc</sub> Mode (0.6Ω)
   25mA Output in Battery Mode (5Ω)
- Voltage Monitor for Power Fail or Low Battery Warning
- Available in 8 pin SO and DIP packages
- RESET asserted down to V<sub>cc</sub> = 1V
- Pin Compatible Upgrades to MAX703/MAX704



### **DESCRIPTION**

The **SP703/704** devices are microprocessor ( $\mu P$ ) supervisory circuits that integrate a myriad of components involved in discrete solutions to monitor power-supply and battery-control functions in  $\mu P$  and digital systems. The series will significantly improve system reliability and operational efficiency when compared to discrete solutions. The features of the **SP703/704** devices include a manual reset input, a  $\mu P$  reset and backup-battery switchover, and power-failure warning. The series is ideal for applications in computers, controllers, intelligent instruments and automotive systems. All designs where it is critical to monitor the power supply to the  $\mu P$  and its related digital components will find the series to be an ideal solution.





INTERNAL BLOCK DIAGRAM

### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device

tile device.	
V <sub>cc</sub>	0.3V to 6.0V
V	0.3V to 6.0V
All Other Inputs	0.3V to (V <sub>CC</sub> +0.3V)
Input Current:	. 66
· V	250mA
V	50mA
GND	20mA
Output Current:	
V <sub>OUT</sub> Short-Cir	cuit Protected for up to 10sec
All Öther Inputs	20mA
Data of Diag V	100)///
Rate of Rise, V	<sub>CC</sub> ,V <sub>BATT</sub> 100V/μs ation500mW
Storage Tempe	rature65°C to +160°C
Lead Temperature(soldering	ng,10sec)+300°C
ESD Rating	4kV Human Body Model



CAUTION:

ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

### **SPECIFICATIONS**

 $V_{cc}$ =4.75v to 5.50V for SP703,  $V_{CC}$  = 4.50V to 5.50V for SP704,  $V_{BATT}$ =2.80V,  $T_{A}$ = $T_{MIN}$  to  $T_{MAX}$ , typical specified at 25°C, unless otherwise noted.


PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Operating Voltage Range,	0		5.5	Volts	
V <sub>CC</sub> or V <sub>BATT</sub> , NOTE 1					
Supply Current, I <sub>SUPPLY</sub> ,		35	60	μΑ	excluding I <sub>OUT</sub>
$I_{\text{SUPPLY}}$ in Battery Backup Mode, $V_{\text{CC}} = 0V$ , $V_{\text{BATT}} = 2.8V$		0.001	0.6	μА	
V <sub>BATT</sub> Standby Current, NOTE 2	-0.1		0.02	μΑ	$V_{CC} > V_{BATT} + 0.2V$
V <sub>OUT</sub> Output	V <sub>cc</sub> - 0.1	V <sub>cc</sub> - 0.03 V <sub>cc</sub> - 0.15		Volts	$I_{OUT} = 50 \text{mA}$ $I_{OUT} = 250 \text{mA}$
$V_{\rm OUT}$ in Battery-Backup Mode $V_{\rm CC} < V_{\rm BATT}$ - 0.2V	V <sub>BATT</sub> -0.15	V <sub>BATT</sub> - 0.04 V <sub>BATT</sub> - 0.20		Volts	$I_{OUT} = 5mA$ $I_{OUT} = 25mA$
Battery Switch Threshold, $V_{\rm CC}$ to $V_{\rm BATT}$		20 -20		mV	Power-up Power-down
Battery Switchover Hysteresis		40		mV	Peak to Peak
Reset Threshold	4.50 4.25	4.65 4.40	4.75 4.50	Volts	SP703 SP704

$$\begin{split} \textbf{SPECIFICATIONS (continued)} \\ V_{ce} = &4.75 \text{V to } 5.50 \text{V for SP703}, V_{Cc} = 4.5 \text{ 0V to } 5.50 \text{V for SP704}, V_{BATT} = &2.80 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ typical specified at } 25^{\circ}\text{C}, \text{ unless otherwise noted.} \end{split}$$

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Reset Threshold Hysteresis		40		mV	Peak to Peak
Reset Pulse Width, t <sub>RS</sub>	140	200	280	ms	
RESET Output Voltage	V <sub>CC</sub> - 1.5				I <sub>SOURCE</sub> = 800μA
		0.1 0.004	0.4 0.3	Volts	$I_{SINK} = 3.2\text{mA}$ $I_{SINK} = 50\mu\text{A}, V_{CC} = 1.0\text{V}$
MR Input Threshold LOW HIGH	2.0		0.8	V	
MR Minimum Pulse Width	150			ns	
MR to RESET Delay			250	ns	
MR Pull Up Current	100	250	600	μA	MR=0V
PFI Input Threshold	1.200	1.250	1.300	Volts	
PFI Input Current	-25	0.01	25	nA	
PFO Output Voltage	V <sub>cc</sub> - 1.5	0.1	0.4	Volts	$I_{SOURCE} = 800\mu A$ $I_{SINK} = 3.2mA$

**NOTE 1:** Either  $V_{CC}$  or  $V_{BATT}$  can go to 0V if the other is greater than 2.0V. **NOTE 2:** "-" equals the battery-charging current, "+" equals the battery-discharging current.

### **PINOUT**



### PIN ASSIGNMENTS

Pin 1 — $V_{OUT}$  — Output Supply Voltage.  $V_{OUT}$  connects to  $V_{CC}$  when  $V_{CC}$  is greater than  $V_{BATT}$  and  $V_{CC}$  is above the reset threshold. When  $V_{CC}$  falls below  $V_{BATT}$  and  $V_{CC}$  is below the reset threshold,  $V_{OUT}$  connects to  $V_{BATT}$ . Connect a  $0.1\mu F$  capacitor from  $V_{OUT}$  to GND.

Pin3 — GND — Ground reference for all signals


Pin 4 — PFI — Power-Fail Input. This is the noninverting input to the power-fail comparator. When PFI is less than 1.25V, PFO goes low. Connect PFI to GND or V<sub>OUT</sub> when not used.

Pin 5 — Prower-Fail Output.

Pin 6 — MR — Manual Reset Input. This input generates a reset pulse when pulled below 0.8V. This active LOW input is TTL/CMOS compatible and can be shorted to ground with a switch. It has an internal 250μA (typical) pull-up current. Leave this pin floating when not used.


Pin 7 — RESET (Active Low)— Reset Output. RESET Output goes low whenever  $V_{CC}$  falls below the reset threshold or whenever  $\overline{MR}$  is pulled below 0.8V for longer than 150nS.  $\overline{RESET}$  remains low for 200ms after  $V_{CC}$  crosses the reset threshold voltage on power-up or after being triggered by  $\overline{MR}$ .

### INTERNAL BLOCK DIAGRAM



Pin 8 —  $V_{BATT}$  — Backup-Battery Input. When  $V_{CC}$  falls below the reset threshold,  $V_{BATT}$  will be switched to  $V_{OUT}$  if  $V_{BATT}$  is 20mV greater than  $V_{CC}$ . When  $V_{CC}$  rises 20mV above  $V_{BATT}$ ,  $V_{OUT}$  will be reconnected to  $V_{CC}$ . The 40mV hysteresis prevents repeated switching if  $V_{CC}$  falls slowly.

### TYPICAL CHARACTERISTICS (25°C, unless otherwise noted)






Figure 1.  $V_{CC}$  to  $V_{OUT}$  Vs. Output Current




Figure 2.  $V_{BATT}$  to  $V_{OUT}$  Vs. Output Current




Figure 3A. SP703 RESET Output Voltage vs. Supply Voltage




Figure 3B. Circuit for the  $\overline{RESET}$  Output Voltage vs. Supply Voltage




Figure 4A. SP703 RESET Response Time




Figure 4B. Circuit for the RESET Response Time




Figure 5A. Power-Fail Comparator Response Time (FALL)




Figure 5B. Circuit for the Power-Fail Comparator Response Time (FALL)




Figure 6A. Power-Fail Comparator Response Time (RISE)




Figure 6B. Circuit for the Power-Fail Comparator Response Time (RISE)




Figure 7. Timing Diagram

### **FEATURES**

The **SP703/704** devices provide four key functions:

- 1. A battery backup switching for CMOS RAM, CMOS microprocessors, or other logic.
- 2. A reset output during power-up, power-down and brownout conditions.
- 3. A reset pulse if the manual reset has been pulled below 0.8V for at least 150ns.
- 4. A 1.25V threshold detector for power-fail warning, low battery detection, or to monitor a power supply other than +5V.

The **SP703/704** devices differ only in their supply voltage monitor level. The **SP703** generates a reset when  $V_{CC}$  drops below 4.65V while the **SP704** generates a reset below 4.4V.

The **SP703/704** devices are ideally suited for applications in automotive systems, intelligent instruments, and battery-powered computers and controllers. All designs into an environment where it is critical to monitor the power supply to the  $\mu P$  and its related digital components will find the **SP703/704** ideal.

### Regulated +5V Unregulated 0.1uF ĎC $R_1$ RESET RESE μР Sipex PFI NMI PFC MR Vou **GND** BUS Pushbutton I Switch 3.6V ithium Battery GND

Figure 8. Typical Operating Circuit

### THEORY OF OPERATION

### **Reset Output**

The microprocessor's ( $\mu$ P's) reset input starts the  $\mu$ P in a known state. When the  $\mu$ P is in an unknown state, it should be held in reset. The **SP703/704** assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once  $V_{CC}$  reaches 1V, RESET is guaranteed to be a logic low. As  $V_{CC}$  rises, RESET remains low. When  $V_{CC}$  exceeds the reset threshold, RESET will remain low for 200ms, Figure 9. If a brownout condition occurs and  $V_{CC}$  dips below the reset threshold, RESET is triggered. Each time RESET is triggered, it stays low for the reset pulse width interval. If a brownout condition interrupts a previously initiated reset pulse, the reset pulse continues for another 200ms. On power-down, once  $V_{CC}$  goes below the threshold, RESET is guaranteed to be logic low until  $V_{CC}$  drops below 1V. RESET is also triggered by a manual reset

### **Power-Fail Comparator**

The Power-Fail Comparator can be used as an under-voltage detector to signal the failing of a power supply (it is completely separate from the rest of the circuitry and does not need to be dedicated to this function). The PFI input is compared to an internal 1.25V reference. If PFI is less than 1.25V,  $\overline{PFO}$  goes low. The external voltage divider drives PFI to sense the unregulated DC input to the +5V regulator. The voltage-divider ratio can be chosen such that the voltage at PFI falls below 1.25V just before the +5V regulator drops out.  $\overline{PFO}$  then triggers an interrupt which signals the  $\mu P$  to prepare for power-down.

When V<sub>BATT</sub> connects to V<sub>OUT</sub>, the power-fail comparator is turned off and PFO is forced low to conserve backup-battery power.




Figure 9. BACKUP-BATTERY Switchover Block Diagram

### **Backup-Battery Switchover**

In the event of a brownout or power failure, it may be necessary to preserve the contents of RAM. With a backup battery installed at  $V_{BATT}$ , the RAM is assured to have power if  $V_{CC}$  fails. As long as  $V_{CC}$  exceeds the reset threshold,  $V_{OUT}$  connects to  $V_{CC}$  through a  $0.6\Omega$  PMOS power switch. Once  $V_{CC}$  falls below the reset threshold,  $V_{CC}$  or  $V_{BATT}$ , whichever is higher, switches to  $V_{OUT}$ .  $V_{BATT}$  connects to  $V_{OUT}$  through a  $5\Omega$  switch only when  $V_{CC}$  is below the reset threshold and  $V_{BATT}$  is greater than  $V_{CC}$ .

When  $V_{CC}$  exceeds the reset threshold, it is connected to  $V_{OUT}$ , regardless of the voltage applied to  $V_{BATT}$  Figure 9. During this time, the diode (D1) between  $V_{BATT}$  and  $V_{OUT}$  will conduct current from  $V_{BATT}$  to  $V_{OUT}$  if  $V_{BATT}$  is more than .6V above  $V_{OUT}$ .

When  $V_{BATT}$  connects to  $V_{OUT}$ , backup mode is activated and the internal circuitry will be powered from the battery Figure~10. When  $V_{CC}$  is just below  $V_{BATT}$ , in the backup mode the current drawn from  $V_{BATT}$  will be typically 30 $\mu$ A. When  $V_{CC}$  drops to more than 1V below  $V_{BATT}$ , the internal switchover comparator shuts off and the supply current falls to less than  $0.6\mu$ A.

SIGNAL	STATUS
V <sub>cc</sub>	Disconnected from V <sub>OUT</sub>
V <sub>OUT</sub>	Connected to $V_{\text{BATT}}$ through an internal $8\Omega$ PMOS switch
$V_{BATT}$	Connected to $V_{OUT}$ . Current drawn from the battery is less than $0.6\mu A$ , as long as $V_{CC} < V_{BATT}$ - $1V$ .
PFI	Power-fail comparator is disabled.
PFO	Logic low
RESET	Logic low
MR	Manual Reset is disabled

Figure 10. Input and Output Status in Battery-Backup Mode. To enter the Battery-Backup mode,  $V_{\rm CC}$  must be less than the Reset threshold and less than  $V_{\rm BATT}$ 

# Using a High Capacity Capacitor as a Backup Power Source

VBATT has the same operating voltage range as VCC, and the battery-switchover threshold voltages are typically +20mV centered at VBATT, allowing use of a capacitor and a simple charging circuit as a backup source (see *Figure 12*).

PART NUMBER	MAXIMUM BACKUP-BATTERY VOLTAGE [V]	
SP703	4.80	
SP704	4.55	

Figure 11. Allowable BACKUP-BATTERY Voltages




Figure 12. Backup Power Source Using High Capacity Capacitor with SP703 and a  $+5V \pm 5\%$  Supply

If VCC is above the reset threshold and VBATT is 0.5V above VCC, current flows to V<sub>OUT</sub> and VCC from VBATT until the voltage at VBATT is less than 0.5V above VCC.

Leakage current through the capacitor charging diode and the **SP703/704** internal power diode eventually discharges the capacitor to VCC. Also, if VCC and VBATT start from 0.5V above the reset threshold and power is lost at VCC, the capacitor on VBATT discharges through VCC until VBATT reaches the reset threshold; the **SP703/704** then switches to battery-backup mode.




Figure 13. Backup Power Source Using High Capacity Capacitor with SP704 and a  $+5V \pm 10\%$  Supply




Figure 14. Adding Hysteresis to the POWER-FAIL Comparator

# Allowable Backup Power-Source Batteries

Lithium batteries work very well as backup batteries due to very low self-discharge rate and high energy density. Single lithium batteries with open-circuit voltages of 3.0V to 3.6V are ideal. Any battery with an open-circuit voltage less than the minimum reset threshold plus 0.3V can be connected directly to the  $V_{BATT}$  input of this series with no additional circuitry; see *Figure 8*. However, batteries with open-circuit voltages that are greater than this value cannot be used for backup, as current is sourced into  $V_{OUT}$  through the diode (*D1 in Figure 9*) when  $V_{CC}$  is close to the reset threshold.

## Operation Without a Backup Power Source

If a backup power source is not used, ground  $V_{BATT}$  and connect  $V_{OUT}$  to  $V_{CC}$ . Since there is no need to switch over to any backup power source,  $V_{OUT}$  does not need to be switched. A direct connection to  $V_{CC}$  eliminates any voltage drops across the switch which may push  $V_{OUT}$  below  $V_{CC}$ .

### Replacing the Backup Battery

The backup battery can be removed while V<sub>CC</sub> remains <u>valid</u>, without danger of triggering RESET/RESET. As long as V<sub>CC</sub> stays above the reset threshold, battery-backup mode cannot be entered.

# Adding Hysteresis to the Power-Fail Comparator

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of PFO when  $V_{IN}$  is close to its trip point. Figure 14 shows how to add hysteresis to the power-fail comparator. Select the ratio of  $R_1$  and  $R_2$  such that PFI sees 1.25V when  $V_{IN}$  falls to its trip point ( $V_{TRIP}$ ).  $R_3$  adds the hysteresis. It will typically be an order of magnitude greater (about 10 times) than  $R_1$  or  $R_2$ . The current through  $R_1$  and  $R_2$  should be at least  $1\mu A$  to ensure that the 25nA (max) PFI input current does not shift the trip point.  $R_3$  should be larger than  $10 \text{K}\Omega$  so it does not load down the  $\overline{\text{PFO}}$  pin. Capacitor C1 adds additional noise rejection.

### Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply rail using the circuit of *Figure 15*. When the negative rail is valid, PFO is low. When the negative supply voltage drops, PFO goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the  $V_{CC}$  voltage, and the resistors, R1 and R2.





Figure 15. Monitoring a Negative Voltage


# Buffered RESET connects to System Components +5V Vcc Sipex RESET 4.7KΩ RESET GND GND GND GND

Figure 16. Interfacing to Microprocessors with Bidirectional RESET I/O

# Interfacing to Microprocessors with Bidirectional Reset Pins

Microprocessors with bidirectional reset pins, such as the Motorola <u>68HC11</u> series, can contend with this series'  $\overline{RESET}$  output. If, for example, the  $\overline{RESET}$  output is driven high and the  $\mu P$  wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7K $\Omega$  resistor between the  $\overline{RESET}$  output and the  $\mu P$  reset I/O, as in *Figure 16*. Buffer the  $\overline{RESET}$  output to other system components.





ORDERING INFORMATION				
	Temperature Range	Package Types		
SP703CN	0°C to +70°C	8-Pin NSOIC		
SP703CP	0°C to +70°C	8-Pin PDIP		
SP703EN	40°C to +85°C	8-Pin NSOIC		
SP703EP	40°C to +85°C	8-Pin PDIP		
SP704CN	0°C to +70°C	8-Pin NSOIC		
SP704CP	0°C to +70°C	8-Pin PDIP		
SP704EN	40°C to +85°C	8-Pin NSOIC		
SP704EP	40°C to +85°C	8-Pin PDIP		
OI / 04L1	<del>4</del> 0 0 t0 <del>1</del> 05 0	0-FIII F DIF		

Please consult the factory for pricing and availability on a Tape-On-Reel option.



SIGNAL PROCESSING EXCELLENCE

### **Sipex Corporation**

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

### Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.