32,768 WORD x 8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC57H256D is a 32,768 word x 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57H256D's access time is 70ns, and the TC57H256D operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input. Advanced CMOS technology reduces the maximum active current to 50mA/14.2MHz and standby current to $100\mu\text{A}$. For program operation, the programming is achieved by using the high speed programming mode. For program operation, the programming is achieved by using high speed programming mode. TC57H256D is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.

FEATURES


- Peripheral circuit: CMOS
- Memory cell : N-MOS

	-70	-85
V _{CC}	5V±5%	5V±10%
tACC	70ns	85ns

· Single 5V power supply

- Full static operation
- · High speed programming mode
- · Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, TMM27256AD and TC57256AD
- · Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



PIN CONNECTION (TOP VIEW)

		~ ~		1
V _{PP} (- 1	\cup	28	⊐ V _{DD}
A12 (- 2		27	JA14
A7(₫3		26	A13
A6[4		25	A8
A5 (₫5		24	□ A9
A4 (₫6		23	
A3 (₫7		22	DOE
A21	□ 8		21	DA10
A1 !	9		20	CE
A01	□ 10		19	D 07
001	ರ 11		18	06
01	d 12		17	D 05
02	₫13		16	1 04
GND	4 14		15	роз

PIN NAMES

A0 ~ A14	Address Inputs
00 ∿ 07	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
Vpp	Program Supply Voltage
vcc	V _{CC} Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	CE (20)	ŌĒ (22)	VPP (1)	VCC (28)	00 ∿ 07 (11∿13, 15∿19)	POWER
Read	L	L		· · ·	Data Out	Active
Output Deselect	*	Н	5V	5V	High Impedance	Active
Standby	Н	*	<u> </u>		High Impedance	Standby
Program	L	Н	125V ¹⁾	6 v ¹⁾	Data In	
Program Inhibit	Н	Н	زوا	2)	High Impedance	Active
Program Verify	*	L	12.75 V	6.25V	Data Out	
* H or L 1): H	IGH S	PEED	PROGE	MAS	ODE I	

1): HIGH SPEED PROGRAM MODE I
2): HIGH SPEED PROGRAM MODE II

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
v _{cc}	VCC Power Supply Voltage	-0.6 ~ 7.0	v
v_{PP}	Program Supply Voltage	-0.6 ~14.0	V
VIN	Input Voltage	-0.6 ~ 7.0	v
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature Time	260 - 10	°C ·sec
^t STG	Storage: Temperature	-65 ∿125	°C
^t OPR	Operating Temperature	0 ~70	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	PARAMETER TC57H256D-70	
Ta	Operating Temperature	0 ~ 70°C	0 ∿ 70°C
vcc	V _{CC} Power Supply Voltage	5V±5%	5V±10%
V _{PP}	Vpp Power Supply Voltage	V _{CC} -0.6V ~ V _{CC} +0.6V	V _{CC} -0.6V ~ V _{CC} +0.6V

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	COND	ITION	NIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _C	V _{IN} =0 ∿VCC		-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ν	v _{CC}	-	-	±10	μА
I _{CC01}		CE =0∨	f=14.2MHz	_	_	50	
I _{CC02}	Operating Current	IOUT=0mA	f=1MHz	-	-	20	m.A
I _{CCS1}	Standby Current	CE=VIH		-	-	1	mA.
I _{CCS2}	Scandby Current	CE=V _{CC} -0.2	2V	-	-	100	μА
VIH	Input High Voltage	-		2.2	-	V _{CC} +0.3	v
VIL	Output Low Voltage	-		-0.3	-	0.8	v
v _{он}	Output High Voltage	I _{OH} =0400μA		2.4	-	-	v
VOL	Output Low Voltage	I _{OL} =2.1mA		-	-	0.4	v
I _{PP1}	Vpp Current	$v_{PP} = v_{CC} - 0$.	6 ~ V _{CC} +0.6	-	_	±10	μА

A.C. CHARACTERISTICS

4.0. CHARACTERISTICS			TC57H256D-70		TC57H256D-85		UNIT
SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	MIN.	MAX.	01.11
t	Address Access Time	CE=OE=VIL	-	70	-	85	ns
t _{CE}	CE to Output Valid	OE=VIL	_	70	-	85	ns
	OE to Output Valid	CE=VIL	_	40	-	45	ns
t _{DF1}	CE to Output in High-Z	OE=V _{IL}	0	30	0	30	ns
	OE to Output in High-Z	CE=V _{IL}	0	30	0	30	ns
t _{DF2}	Output Data Hold Time	CE=OE=VIL	5	 -	5	-	ns

A.C. TEST CONDITIONS

· Output Load

: 1 TTL Gate and C_L =100pF

· Input Pulse Rise and Fall Times

: 10ns Max.

· Input Pulse Levels

: 0.45V ~ 2.4V


• Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CIN	Input Capacitance	V _{IN} =0V		4	6	pF
COUT	Qutput Capacitance	V _{OUT} =0V	-	8	12	pF

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



HIGH SPEED PROGRAM MODE I

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
v _{IH}	Input High Voltage	2.2	Į	V _{CC} +1.0	v
VIL	Input Low Voltage	-0.3	-	0.8	v
vcc	V _{CC} Power Supply Voltage	5.75	6.0	6, 25	V
V _{PP}	Vpp Power Supply Voltage	12.0	12.5	13.0	V

D.C. and OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	±10	μA
v _{oh}	Output High Voltage	I _{OH} =400μA	2.4	_	_	V
VOL	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
ICC	V _{CC} Supply Current	_	_	-	40	mA
I _{PP2}	Vpp Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, VCC=6V±0.25V, VPP=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	_	2	_	_	μs
tAH	Address Hold Time	-	2	_	-	μs
^t CES	CE Setup Time	-	0	_	-	μs
t CEH	CE Hold Time	-	0	-	-	μs
toes	OE Setup Time	-	2	_	-	μs
tDS	Date Setup Time	-	2	_		μs
t DH	Data Hold Time	-	2	_	-	μs
tVPS	V _{PP} Setup Time	-	2	_	_	μs
tvcs	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	CE=VIL, OE=VIH	0.95	1	1.05	ms
tOPW	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
^t OE	OE to Output Valid	CE=VIH	-	-	100	ns
tDFP	OE to Output in High-Z	CE=VIH	-	_	90	ns

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and CL(100pF)

• Input Pulse Rise and Fall Times : 10ns Max. • Input Pulse Levels : 0.45 ∨ 2.4 ∨

• Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

HIGH SPEED PROGRAM OPERATION I

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} +1.0	V
VIL	Input Low Voltage	-0.3	_	0.8	V
v _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	V
V _{PP}	Vpp Power Supply Voltage	12.50	12.75	13.00	V

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

C. AND OF ERROLLING OFFICE CONTROLLER							
SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
ILI	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA	
V _{OH}	Output High Voltage	I _{OH} =-400µA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{CC}	VCC Supply Current	-	-	-	40	mA	
I _{PP2}	Vpp Supply Current	V _{PP} =13.0V	-	_	50	mA	

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, VCC=6.25±0.25V, Vpp=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
tAS	Address Setup Time	-	2	-	_	μS	
t _{AH}	Address Hold Time	-	2	-	-	μs	
tCES	CE Setup Time	-	0	-	_	ns	
^t CEH	CE Hold Time	-	0	_	_	ns	
tDS	Data Setup Time	-	2	-		μS	
tDH	Data Hold Time	-	2	_		μs	
typs	V _{PP} Setup Time	-	2	-		μs	
tvcs	V _{CC} Setup Time	***	2	•		μs	
tPW	Program Pulse Width	CE=VIL, OE=VIH	0.095	0.1	0.105	ms	
t _{OE}	OE to Output Valid	CE=VIH	-	-	100	ns	
t _{DFP}	OE to Output in High-Z	CE=VIH	-	-	90	ns	

A.C. TEST CONDITIONS

· Output Load

: 1 TTL Gate and C_L(100pF)

• Input Pulse Rise and Fall Time : 10ns Max.


· Input Pulse Levels

: 0.45V to 2.4V

· Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM MODE I ($v_{CC}=6v\pm0.25v$, $v_{PP}=12.5v\pm0.5v$) HIGH SPEED PROGRAM MODE II ($v_{CC}=6.25v\pm0.25v$, $v_{PP}=12.5v\pm0.5v$)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
 - 2. Removing the device from socket and setting the device in socket with $V_{\rm PP}$ =12.5V(12.75V) may cause permanent damage to the device.
 - 3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57H256D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. The integrated dose (ultraviolet light intensity [w/cm²] 4×1 exposure time [sec.]) for

erasure should be a minimum of 15 [w·sec/cm2].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the 1amp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [μ w/cm²] × (20 × 60) [sec] \cong 15 [w·sec/cm²].)

The TC57H256D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57H256D's six operation modes are listed in the following table. Mode selection can be achived by applying TTL level signal to all inputs.

MODE	CE (20)	ŌĒ (22)	V _{PP} (1)	V _{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER		
Pari Oromation	Read		L			Data Out	Active	
Read Operation (Ta=0 ~ 70°C)	Output Deselect	*	н	5v 5v		High Impedance	ACCIVE	
	Standby	Н	*			High Impedance	Standby	
	Program	L	Н	1)	I	Data In		
Program Operation (Ta=25±5°C)	Program Inhibit	н	Н	12.5V 2)	6V 2)	High Impedance	Active	
(1a=2J2J C)	Program Verify	*	L	12.75V	6.25V	Data Out		

Note: H; V_{IH} ; L; V_{IL} ; *; V_{IH} or V_{IL} ,

1): HIGH SPEED PROGRAM MODE I,

2): HIGH SPEED PROGRAM MODE II

READ MODE

The TC57H256D has two control functions. The chip enable $(\overline{\text{CE}})$ controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=VIL$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that \overline{CE} =V_{IL} and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}}=\text{V}_{\text{IH}}$ or $\overline{\text{OE}}=\text{V}_{\text{IH}}$, the outputs will be in a high impedance state. So two or more TC57H256D's can be connected together on a common bus line. When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.



TC57H256D-70 TC57H256D-85

STANDBY MODE

The TC57H256D has a low power standby mode controlled by the $\overline{\text{CE}}$ signal. By applying a high level to the $\overline{\text{CE}}$ input, the TC57H256D is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57H256D are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TC57H256D is in the programming mode when the Vpp input is at 12.5V and $\overline{\text{CE}}$ is at TTL-Low under $\overline{\text{OE}}\text{-V}_{\text{IH}}$.

The TC57H256D can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with OE at VII.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or 12.75V) is applied to Vpp terminal, a high level $\overline{\text{CE}}$ input inhibits the TC57H256D from being programmed. Programming of two or more TC57H256D's in parallel with different data is easily accomplished. That is, all inputs except for $\overline{\text{CE}}$ and $\overline{\text{OE}}$ may be commonly connected, and a TTL low level program pulse is applied to the $\overline{\text{CE}}$ of the desired device only and TTL high level signal is applied to the other devices.


HIGH SPEED PROGRAM MODE I

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the V_{PP} terminal with $V_{CC}=6V$.

The programming is achieved by applying a single TTL low level lms pulse to the CE input after addresses and data are stable. Then the programmed data is verified by using Progam Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.





TC57H256D-70 TC57H256D-85

HIGH SPEED PROGRAM MODE I

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the $V_{\rm PP}$ terminal with $V_{\rm CC}$ =6.25V.


The programming is achieved by applying a single TTL low level 0.1ms pulse the CE input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{\rm CC}=V_{\rm PP}=5V$.

HIGH SPEED PROGRAM MODE I







TC57H256D-70 TC57H256D-85

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57H256D which identifies its manufacturer and device type.

The programming equipment may read out manufacturer coce and device code from TC57H256D by using this mode before program operation and automatically set program voltage ($V_{\rm PP}$) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines are set to $V_{\rm 1L}$ in read operation. Data output in this con-

dition is manufacturer code. Device code is identified when address AO is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC57H256D.

PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	VIH	0	1	0	0	0	1	0	1	45

Notes: A9=12V±0.5V

Al \sim A8, A10 \sim A14, \overline{CE} , \overline{OE} = V_{IL}

OUTLINE DRAWINGS WDIP28-G-600A

Unit: mm

