

FDC6318P Dual P-Channel 1.8V PowerTrench[®] Specified MOSFET

General Description

FAIRCHILD


These P-Channel 1.8V specified MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain low gate charge for superior switching performance.


Applications

- Power management
- Load switch

Features

- -2.5 A, -12 V. $R_{DS(ON)} = 90 \text{ m}\Omega \textcircled{0} V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 125 \text{ m}\Omega \textcircled{0} V_{GS} = -2.5 \text{ V}$ $R_{DS(ON)} = 200 \text{ m}\Omega \textcircled{0} V_{GS} = -1.8 \text{ V}$
- + High performance trench technology for extremely low $R_{_{DS(ON)}}$
- SuperSOTTM-6 package: small footprint (72% smaller than standard SO-8); low profile (1mm thick)





Absolute Maximum Ratings T_A=25°C unless otherwise noted

| Symbol | Parameter | | Ratings | Units |
|-----------------------------------|--|-----------|-------------|-------|
| V _{DSS} | Drain-Source Voltage | | -12 | V |
| V _{GSS} | Gate-Source Voltage | | ±8 | V |
| ID | Drain Current – Continuous | (Note 1a) | -2.5 | А |
| | – Pulsed | | -7 | |
| PD | Power Dissipation for Single Operation | (Note 1a) | 0.96 | W |
| | | (Note 1b) | 0.9 | |
| | | (Note 1c) | 0.7 | |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | | –55 to +150 | °C |

R_{0JA} Thermal Resistance, Junction-to-Ambient (Note 1a) 130 °C/W R_{0JC} Thermal Resistance, Junction-to-Case (Note 1) 60 °C/W

Package Marking and Ordering Information


| Device Marking | Device | Reel Size | Tape width | Quantity |
|----------------|----------|-----------|------------|------------|
| .318 | FDC6318P | 13" | 12mm | 3000 units |
| | | | | |

©2001 Fairchild Semiconductor Corporation

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|---------------------------------|--|--|------|--------------------------|-------------------------|-------|
| Off Char | acteristics | 1 | | | | |
| 3V _{DSS} | Drain–Source Breakdown Voltage | $V_{GS} = 0 V$, $I_D = -250 \mu A$ | -12 | | | V |
| <u>ΔBV_{DSS}</u> ΔTj | Breakdown Voltage Temperature Coefficient | I_D = -250 µA, Referenced to 25°C | | -2.9 | | mV/°C |
| DSS | Zero Gate Voltage Drain Current | $V_{DS} = -10 V$, $V_{GS} = 0 V$ | | | -1 | μA |
| GSSF | Gate–Body Leakage, Forward | $V_{GS} = 8 V$, $V_{DS} = 0 V$ | | | 100 | nA |
| GSSR | Gate–Body Leakage, Reverse | $V_{GS} = -8 V$, $V_{DS} = 0 V$ | | | -100 | nA |
| On Char | acteristics (Note 2) | | | | | |
| / _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$ | -0.4 | -0.7 | -1.5 | V |
| <u>ΔVGS(th)</u> ΔTJ | Gate Threshold Voltage Temperature Coefficient | $I_D = -250 \ \mu$ A, Referenced to 25°C | | 2.3 | | mV/°C |
| R _{DS(on)} | Static Drain–Source On–Resistance | $ \begin{array}{l} V_{GS}=-4.5 \ V, I_{D}=-2.5 \ A \\ V_{GS}=-2.5 \ V, I_{D}=-2 \ A \\ V_{GS}=-1.8 \ V, I_{D}=-1.6 \ A \\ V_{GS}=-4.5 \ V, \ I_{D}=-2.5 A, \ T_{J}=125^{\circ}C \end{array} $ | | 69 93 135 85 | 90 125 200 120 | mΩ |
| D(on) | On–State Drain Current | $V_{GS} = -4.5 V$, $V_{DS} = -5 V$ | -6 | | | А |
| JFS | Forward Transconductance | $V_{DS} = -5 V$, $I_D = -2.5 A$ | | 8 | | S |
| Dynamic | Characteristics | | | | | |
| Ciss | Input Capacitance | $V_{DS} = -6 V$, $V_{GS} = 0 V$, | | 455 | | pF |
| Coss | Output Capacitance | f = 1.0 MHz | | 194 | | pF |
| 2 _{rss} | Reverse Transfer Capacitance | | | 134 | | pF |
| Switchin | g Characteristics (Note 2) | | | | | |
| d(on) | Turn–On Delay Time | $V_{DD} = -6 V$, $I_D = -1 A$, | | 9 | 18 | ns |
| | Turn–On Rise Time | $V_{GS} = -4.5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ | | 14 | 25 | ns |
| d(off) | Turn–Off Delay Time | | | 21 | 34 | ns |
| | Turn–Off Fall Time | | | 17 | 31 | ns |
|) g | Total Gate Charge | $V_{DS} = -6 V$, $I_D = -2.5 A$, | | 5.4 | 8 | nC |
| ⊋ _{gs} | Gate–Source Charge | V _{GS} = -4.5 V | | 1.1 | | nC |
| ⊋ _{gd} | Gate-Drain Charge | | | 1.3 | | nC |
| Drain-Se | ource Diode Characteristics | and Maximum Ratings | | | | |
| S | Maximum Continuous Drain-Source | Diode Forward Current | | | -0.8 | Α |
| / _{SD} | Drain–Source Diode Forward Voltage | $V_{GS} = 0 V$, $I_S = -0.8 A$ (Note 2) | | -0.7 | -1.2 | V |
| 004 | n of the junction-to-case and case-to-ambient ther $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is deter a) 130 °C/W when mounted on a 0.125 | |) | as the sold 180°C/W v | | |


FDC6318P

 $\mathcal{J}_{\mathcal{O}}$




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%



FDC6318P



FDC6318P

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM BottomlessTM CoolFETTM CROSSVOLTTM DenseTrenchTM DOMETM EcoSPARKTM E²CMOSTM EnSignaTM FACTTM FACT Quiet SeriesTM FAST $^{\textcircled{(0)}}$ OPTOLFASTrTMOPTOFFRFETTMPACMAGlobalOptoisolatorTMPOPTMGTOTMPower2HiSeCTMPower7ISOPLANARTMQFETTMLittleFETTMQSTMMicroFETTMQT OptMicroPakTMQuiet SMICROWIRETMSILENT

OPTOLOGIC[™] OPTOPLANAR[™] PACMAN[™] POP[™] Power247[™] PowerTrench[®] QFET[™] QS[™] QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER[®] SMART START[™] VCX[™] STAR*POWER[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] TruTranslation[™] UHC[™] UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Product Status | Definition |
|---------------------------|---|
| Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |
| | Formative or In Design First Production Full Production |