October 2000 PRELIMINARY

P-Channel 1.8V Specified PowerTrench[®] MOSFET

General Description

FDG6308P

AIRCHILD

SEMICONDUCTOR TM

This P-Channel 1.8V specified MOSFET uses Fairchild's advanced low voltage PowerTrench process. It has been optimized for battery power management applications.


Applicat

- · Battery
- Load sw

Features


• -0.6 A, -20 V. $R_{DS(ON)} = 0.40 \ \Omega @ V_{GS} = -4.5 \ V$


- $R_{DS(ON)} = 0.55 \ \Omega \ @ V_{GS} = -2.5 \ V$ $R_{DS(ON)} = 0.80 \ \Omega @ V_{GS} = -1.8 \ V$
- Low gate charge
- · High performance trench technology for extremely low R_{DS(ON)}
- Compact industry standard SC70-6 surface mount package



©2000 Fairchild Semiconductor Corporation

FDG6308P Rev B(W)






The pinouts are symmetrical; pin 1 and pin 4 are interchangeable.

tions	
management vitch	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS}=0~V, \qquad I_D=-250~\mu A$	-20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu A$, Referenced to $25^{\circ}C$		-15		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -16 V, V_{GS} = 0 V$			-1	μΑ
GSSF	Gate–Body Leakage, Forward	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
GSSR	Gate–Body Leakage, Reverse	$V_{GS} = 8 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
On Chara	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, \qquad I_{\text{D}} = -250 \; \mu\text{A}$	-0.4	-0.9	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, Referenced to 25°C		2		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -0.6 \text{ A}$ $V_{GS} = -2.5 \text{ V}, I_D = -0.5 \text{ A}$ $V_{GS} = -1.8 \text{ V}, I_D = -0.4 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -0.6 \text{ A}$ T = 125°C		0.27 0.36 0.55 0.35	0.40 0.55 0.80 0.56	Ω
D(on)	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, I_D = -0.6 \text{ A}, T_J=125^{\circ}\text{C}$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-2	0.00	0.00	Α
g fs	Forward Transconductance	$V_{DS} = -5 V$, $I_{D} = -0.6 A$		2.1		S
Dynamic	Characteristics					
Diss	Input Capacitance	$V_{DS} = -10 V$, $V_{GS} = 0 V$,		153		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		25		pF
Crss	Reverse Transfer Capacitance			9		pF
Switchin	g Characteristics (Note 2)					
d(on)	Turn–On Delay Time	$V_{DD} = -10 V$, $I_D = 1 A$,		5	10	ns
r	Turn–On Rise Time	V_{GS} = -4.5 V, R_{GEN} = 6 Ω		15	27	ns
d(off)	Turn–Off Delay Time			7	14	ns
f	Turn–Off Fall Time			1.6	3.2	ns
ζ _g	Total Gate Charge	$V_{DS} = -10 \text{ V}, \ I_D = -0.6 \text{ A},$		1.8	2.5	nC
λ ^{gs}	Gate-Source Charge	$V_{GS} = -4.5 V$		0.3		nC
⊋ _{gd}	Gate-Drain Charge			0.4		nC
Drain-So	ource Diode Characteristics	s and Maximum Ratings				
s	Maximum Continuous Drain-Sour				-0.25	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \qquad I_S = -0.25 \text{ A}(\text{Note 2})$		-0.77	-1.2	V
Notes: I. R _{0JA} is the sui the drain pins.	m of the junction-to-case and case-to-ambient th	ermal resistance where the case thermal reference i ermined by the user's board design. R _{eJA} = 415°C/v				


FDG6308P Rev B (W)

FDG6308P



FDG6308P

FDG6308P Rev B (W)



FDG6308P

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM BottomlessTM CoolFETTM CROSSVOLTTM DOMETM E²CMOSTM EnSignaTM FACT T^M FACT Quiet SeriesTM FAST[®]

FASTr[™] GlobalOptoisolator[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] OPTOLOGIC[™] OPTOPLANAR[™] POP[™] PowerTrench[®] QFET[™] QS[™] QT Optoelectronics[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
		that has been discontinued by Fairchild semicond