# **NEC** NEC Electronics

### **Description**

The NEC  $\mu$ PD416 is a 16,384-word by 1-bit dynamic MOS Random-access Memory. It is designed for memory applications where very low cost and large bit storage are important design objectives.

The  $\mu$ PD416 is fabricated using a double-poly-layer, N-channel, silicon-gate process which affords high storage cell density and high performance. The use of dynamic circuitry throughout, including the sense amplifiers, assures minimal power dissipation.

Multiplexed address inputs permit the  $\mu PD416$  to be packaged in the standard 16-pin dual-in-line package. The 16-pin package provides the highest system bit densities and is available in either ceramic or plastic. Noncritical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

#### **Features**

☐ 16,384-word x 1-bit organization
☐ High memory density: 16-pin ceramic or plastic packages
☐ Standard power supplies: +12V, -5V, +5V
□ Low power dissipation: 462mw active (max),
20mw standby (max)
☐ Output data controlled by CAS and unlatched at end of
cycle
☐ Read-modify-write, RAS-only refresh, and page mode
capability
☐ All inputs TTL-compatible and low capacitance

•	•			
Device	Access Time	R/W Cycle	RMW Cycle	
μ <b>PD416-2</b>	200ns	375ns	375ns	
μ <b>PD416-3</b>	150ns	320ns	320ns	
µРD416-5	120ns	320ns	320ns	1

### **Pin Configuration**

☐ 128 refresh cycles

☐ 3 performance ranges:

D <sub>IN</sub> 2 15 CAS WRITE 3 14 D <sub>OU</sub> FAS 1 4 9 13 A <sub>6</sub> A <sub>0</sub> 1 5 8 12 A <sub>3</sub> A <sub>2</sub> 1 6 11 A <sub>4</sub> A <sub>1</sub> E 7 10 A <sub>5</sub> V <sub>DD</sub> 0 8 9 D V <sub>CC</sub>
--

### **Pin Identification**

Pin					
No.	Symbol	Function			
1	V <sub>BB</sub>	- 5V power supply			
2	D <sub>IN</sub>	Data-in			
3	WRITE	Read/write			
4	RAS	Row address strobe			
5-7, 10-13	A <sub>0</sub> -A <sub>6</sub>	Address inputs			
8	V <sub>DD</sub>	+12V power supply			
9	V <sub>cc</sub>	+ 5V power supply			
14	D <sub>OUT</sub>	Data-out			
15	CAS	Column address strobe			
16	GND	Ground			

#### **Absolute Maximum Ratings\***

Operating Temperature, Tops	0°C to +70°C
Storage Temperature, T <sub>STG</sub>	- 55°C to +150°C
All Output Voltages, Vo ①	-0.5V to +20V
All Input Voltages, V <sub>I</sub> ①	-0.5V to +20V
Supply Voltages V <sub>DD</sub> , V <sub>CC</sub> , GND ①	-0.5V to +20V
Supply Voltages V <sub>DD</sub> , V <sub>CC</sub> ②	-1.0V to +15V
Short-circuit Output Current	50mA
Power Dissipation, P <sub>D</sub>	1w

Notes: 1 Relative to V<sub>BB</sub>.
2 Relative to GND

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Capacitance

$$T_A = 0^{\circ}C$$
 to  $+70^{\circ}C$ ;  $V_{DD} = +12V \pm 10\%$ ;  $V_{BB} = -5V \pm 10\%$ ;  $V_{CC} = +5V \pm 10\%$ ; GND =  $0V$ 

Parameter		Limits				Test
	Symbol	Min	Тур	Max	Unit	Conditions
Input Capacitance (A <sub>0</sub> -A <sub>6</sub> ), D <sub>IN</sub>	C <sub>11</sub>		4	5	рF	·
input Capacitance RAS, CAS, WRITE	C <sub>12</sub>		8	10	p₹	
Output Capacitance (D <sub>OUT</sub> )	co		5	7	pF	

### **Operational Description**

### **Addressing**

The 14 address bits required to decode 1 of 16,384-bit locations are multiplexed on to the 7 address pins and then latched on the chip with the use of the row address strobe ( $\overline{RAS}$ ), and the column address strobe ( $\overline{CAS}$ ). The 7-bit row address is first applied and  $\overline{RAS}$  is then brought low. After the  $\overline{RAS}$  hold time has elapsed, the 7-bit column address is applied and  $\overline{CAS}$  is brought low. Since the column address is not needed internally until a time of  $t_{CRD}$  max after the row address, this multiplexing operation imposes no penalty on access time as long as  $\overline{CAS}$  is applied no later than  $t_{CRD}$  max. If this time is exceeded, access time will be defined from  $\overline{CAS}$  instead of  $\overline{RAS}$ .

#### Data I/O

For a write operation, the input data is latched on the chip by the negative going edge of WRITE or CAS, whichever occurs later. If WRITE is active before CAS, this is an "early-write" cycle and data-out will remain in the high impedance state throughout the cycle. For a read, write, or read-modify-write cycle, the data output will contain the data in the selected cell after the access time. Data-out will assume the high impedance state anytime that CAS goes high.

#### Page Mode

The page mode feature allows the  $\mu$ PD416 to be read or written at multiple column addresses for the same row address. This is accomplished by maintaining a low on  $\overline{RAS}$  and strobing the new column address with  $\overline{CAS}$ . This eliminates the set-up and hold times for the row address resulting in faster operation.

#### Refresh

Refresh of the memory matrix is accomplished by performing a memory cycle at each of the 128-row addresses every 2 milliseconds or less. Because data-out is not latched, RAS-only cycles can be used for a simple refresh operation.


### **Chip Selection**

Either RAS and/or CAS can be decoded for chip-select function. Unselected chip outputs will remain in the high impedance state.

#### **Power Sequencing**

In order to assure long-term reliability,  $V_{BB}$  should be applied first during power-up and removed last during power-down.

### **Block Diagram**



#### **AC Characteristics**

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{DD} = +12V \pm 10\%;$  $V_{CC} = +5V \pm 10\%$ ;  $V_{BB} = -5V \pm 10\%$ ; GND = 0V

	Limits								
		μ <b>PD4</b>	16-2	μ <b>ΡD</b> 4	116-3	μ <b>PD</b>	416-5		Test
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Random Read or Write Cycle Time	t <sub>RC</sub>	375		320		320		ns	2
Read-Write Cycle Time	t <sub>RWC</sub>	375		375		320		ns	2
Page Mode Cycle Time	t <sub>PC</sub>	225	-	170		160		ns	
Access Time from RAS	t <sub>RAC</sub>		200		150		120	ns	3 4
Access Time rom CAS	t <sub>CAC</sub>		135		100		80	ns	<b>(4)</b> (5)
Output Buffer Turn-off Delay	t <sub>OFF</sub>	0	50	0	40	0	35	ns	<b>⑥</b>
Transition Times rise and fall)	t <sub>T</sub>	3	50	3	35	3	35	ns	<b>②</b>
RAS Precharge Time	tep	120		100		100		ns	
RAS Pulse Width	tras	200	32,000	150	32,000	120	10,000	ns	
RAS Hold Time	t <sub>RSH</sub>	135		100		80		กร	
CAS Pulse Width	t <sub>CAS</sub>	135	10,000	100	10,000	80	10,000	ns	
RAS to CAS Delay Time	1 <sub>RCD</sub>	25	65	20	50	15	40	ns	8
CAS to RAS Pre- charge Time	t <sub>CRP</sub>	- 20		- 20		0		ns	
Row Address Set-up Time	t <sub>ASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	25		20		15		ns	
Column Address Set-up Time	t <sub>ASC</sub>	- 10	_	-10		~10		ns	
Column Address Hold Time	t <sub>CAH</sub>	55		45		40		ns	
Column Address Hold Time Refer- enced to RAS	t <sub>AR</sub>	120		95		80		ns	
Read Command Set-up Time	t <sub>ACS</sub>	0		0		0		ns	
Read Command Hold Time	t <sub>RCH</sub>	0		0		0		ns ——	
Write Command Hold Time	twcH	55		45		40		ns	
Write Command Hold Time Refer- enced to RAS	twcn	120		95		80		ns	
Write Command Pulse Width	t <sub>WP</sub>	55		45		40		ns	
Write Command to RAS Lead Time	t <sub>AWL</sub>	70		50		50		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	70		50		50		ns	
Data-in Set-up Time	tos	0		0		0		ns	9
Data-in Hold Time	t <sub>DH</sub>	55		45		40	1	ns	9
Data-in Hold Time Referenced to RAS	t <sub>DHR</sub>	120		95		80		ns	
CAS Precharge Time (for page mode cycle only)	t <sub>CP</sub>	80		60		60	,	ns	
Refresh Period	t <sub>REF</sub>		2		2		2	ms	
Write Command Set-up Time	twcs	- 20		- 20	 	C	)	ns	10
CAS to WRITE Delay	t <sub>CWD</sub>	95		70		ВС	)	ns	(0)
RAS to WRITE	t <sub>RWD</sub>	160		120	_	120	)	ns	10

 AC measurements assume t<sub>T</sub> = 5ns.
 The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
 Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the values shown.

Measured with a load equivalent to 2 TTL loads and 100pF.

S Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).

(a) t<sub>OFF</sub> (max) defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.

(b) V<sub>IHC</sub> (min) or V<sub>IH</sub> (min) and V<sub>R</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.

(a) Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only if t<sub>RDC</sub> is greater than the specified t<sub>RCD</sub> (max) limit, access time is controlled exclusively by t<sub>LAC</sub>.

(b) These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in early edge in the controlled with the controlled controlled with the controlled controlled write or read-modify-write cycles.

leading edge in delayed write or read-modify-write cycles  $t_{WCS}$ .  $t_{CWD}$  and  $t_{RWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data-out pin will remain open circuit (high impedance); if  $\ge t_{RWD}$  (min), the cycle is a read-write cycle and the data-out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data-out (at access

#### **DC Characteristics**

T<sub>A</sub> = 0°C to +70°C; ① V<sub>DD</sub> = +12V ± 10%; V<sub>CC</sub> = +5V ± 10%; V<sub>BB</sub> = -5V ± 10%; GND = 0V

			Limits			Test	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Supply Voltage	V <sub>DD</sub>	10.8	12.0	13.2	٧	2	
Supply Voltage	Vcc	4.5	5.0	5.5	٧	2 3	
Supply Voltage	GND	0	0	0	٧	2	
Supply Voltage	Ves	- 4.5	- 5.0	5.5	V	2	
nput High Voltage Logic 1), RAS, CAS, VRITE	V <sub>IHC</sub>	2.7		7.0	٧	@	
nput High Voltage Logic 1), (all inputs except RAS, CAS, WRITE)	V <sub>IH</sub>	2.4		7.0	٧	②	
nput Low Voltage Logic 0), (all inputs)	VIL	1.0		0.8	٧	②	
Operating V <sub>DD</sub> Current	I <sub>DD1</sub>			35	mA	RAS, CAS, cycling; t <sub>RC</sub> = t <sub>RC</sub> min ⓐ	
Standby V <sub>DD</sub> Current	I <sub>D02</sub>			1.5	mA	RAS = V <sub>HC</sub> ; D <sub>OUT</sub> = high impedance	
Refresh V <sub>DD</sub> Current (µPD416-5)	I <sub>DD3</sub>			27	mA	RAS cycling; CAS = V <sub>IHC</sub>	
Refresh V <sub>DD</sub> Current (all speeds except µPD416-5)	l <sub>D03</sub>			25	mA	t <sub>RC</sub> = 375ns ④	
Page Mode V <sub>DO</sub> Current	I <sub>004</sub>			27	mA	RAS = V <sub>IL</sub> ; CAS cycling; t <sub>PC</sub> = 225ns ④	
Operating V <sub>CC</sub> Current	I <sub>CC1</sub>				μ <b>Α</b>	RAS, CAS cycling; t <sub>RC</sub> = 375ns ⑤	
Standby V <sub>CC</sub> Current	I <sub>CC2</sub>	-10		10	μΑ	RAS = V <sub>IHC</sub> ; D <sub>OUT</sub> = high impedance	
Refresh V <sub>CC</sub> Current	l <sub>CC3</sub>	- 10		10	μΑ	RAS cycling; CAS = V <sub>IHC</sub> t <sub>BC</sub> = 375ns	
Page Mode V <sub>CC</sub> Current	I <sub>CC4</sub>				μ <b>A</b>	RAS = V <sub>IL</sub> ; CAS cycling; t <sub>PC</sub> = 225ns ⑤	
Operating V <sub>BB</sub> Current	I <sub>BB1</sub>			200	μ <b>Α</b>	RAS, CAS cycling; t <sub>RC</sub> = 375ns	
Standby V <sub>BB</sub> Current	I <sub>BB2</sub>			100	μΑ	RAS = V <sub>IHC</sub> ; D <sub>OUT</sub> = high impedance	
Refresh V <sub>BB</sub> Current	l <sub>BB3</sub>			200	μΑ	RAS cycling; CAS = V <sub>IHC</sub> t <sub>RC</sub> = 375ns	
Page Mode V <sub>BB</sub> Current	I <sub>BB4</sub>			200	μА	RAS = V <sub>IL</sub> ; CAS cycling; t <sub>PC</sub> = 225ns	
Input Leakage (any input)	l <sub>l(L)</sub>	- 10		10	μ <b>Α</b>	V <sub>BB</sub> = -5V; 0V > V <sub>IN</sub> · +7V; all other pins not under test = 0V	
Output Leakage	I <sub>O(L)</sub>	- 10		10	μ <b>A</b>	D <sub>OUT</sub> is disabled; 0V ≤ V <sub>OUT</sub> ≤ +5.5V	
Output High Voltage (Logic 1)	V <sub>OH</sub>	2.4			V	I <sub>OUT</sub> = -5mA ③	
Output Low Voltage (Logic 0)	V <sub>OL</sub>			0.4	٧	t <sub>OUT</sub> = 4.2mA	

**Notes:** ①  $T_A$  is specified here for operation at frequencies to  $t_{RC} \geqslant t_{RC}$  (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible. provided AC operating parameters are met. See Figure 1 for derating curve.

All voltages referenced to GND

Output voltage will swing from GND to V<sub>CC</sub> when activated with no current loading. For purposes of maintaining data in standby mode, V<sub>CC</sub> may be reduced to GND without affecting refresh operations or data retention. However, the V<sub>OH</sub> (min) specification is not guaranteed in this mode.


 $I_{DD1}, I_{DD3},$  and  $I_{DD4}$  depend on cycle rate. See Figures 2, 3 and 4 for  $I_{DD}$  limits at other cycle rates.

Loyue rates. Icc and Icc4 depend upon output loading. During readout of high-level data  $V_{\rm CC}$  is connected through a low impedance (135 $\Omega$  typ) to data-out. At all other times I<sub>CC</sub> consists of leakage currents only.


## **μPD416**

### **Timing Waveforms**


### Read Cycle




### Write Cycle



#### Read-Write/Read-Modify-Write Cycle




### RAS-only Refresh Cycle




Note:  $\overline{CAS} = V_{IHC}, \overline{WRITE} = Don't care.$ 

#### Page Mode Read Cycle



#### Page Mode Write Cycle



### **Derating Curves**




Figure 1. Maximum Ambient Temperature versus Cycle Rate for Extended Frequency Operation

Note:  $T_A$  (max) for operation at cycling rates greater than 2.66MHz ( $t_{CVC} < 375$ ns) is determined by  $T_A$  (max) [°C] = 70 - 9.0 x (cycle rate [MHz] - 2.66). For  $\mu$ PD416-5, it is  $T_A$  (max) [°C] = 70 - 9.0 x (cycle rate [MHz] - 3.125).




Figure 3. Maximum  ${\rm I}_{\rm DD3}$  versus Cycle Rate for Device Operation at Extended Frequencies




Figure 2. Maximum  $I_{\rm DD1}$  versus Cycle Rate for Device Operation at Extended Frequencies




Figure 4. Maximum  $I_{DD4}$  versus Cycle Rate for Device Operation in Page Mode

### **Package Outlines**

For information, see Section 9.

Plastic, μPD416C Ceramic, μPD416D