

## LH28F160S3-L10/13 16-MBIT (2MBx8/1MBx16) Smart 3 Flash MEMORY

- **Smart 3 Technology**
  - 2.7V or 3.3V  $V_{CC}$
  - 2.7V, 3.3V or 5V  $V_{PP}$
- **Common Flash Interface (CFI)**
  - Universal & Upgradable Interface
- **Scalable Command Set (SCS)**
- **High Speed Write Performance**
  - 32 Bytes x 2 plane Page Buffer
  - 2.7  $\mu$ S/Byte Write Transfer Rate
- **High Speed Read Performance**
  - 100/130ns(3.3V $\pm$ 0.3V), 120/150ns(2.7V-3.6V)
- **Enhanced Automated Suspend Options**
  - Write Suspend to Read
  - Block Erase Suspend to Write
  - Block Erase Suspend to Read
- **Industry-Standard Packaging**
  - 56-Lead TSOP
  - 56-Lead SSOP
  - 64-Lead SDIP
- **Chip Size Packaging**
  - 64-Lead CSP
- **SRAM-Compatible Write Interface**
- **User-Configurable x8 or x16 Operation**
- **High-Density Symmetrically-Blocked Architecture**
  - Thirty-two 64-Kbyte Erasable Blocks
- **Enhanced Data Protection Features**
  - Absolute Protection with  $V_{PP}=\text{GND}$
  - Flexible Block Locking
  - Erase/Write Lockout during Power Transitions
- **Extended Cycling Capability**
  - 100,000 Block Erase Cycles
  - 3.2 Million Block Erase Cycles/Chip
- **Low Power Management**
  - Deep Power-Down Mode
  - Automatic Power Savings Mode Decreases  $I_{CC}$  in Static Mode
- **Automated Write and Erase**
  - Command User Interface
  - Status Register
- **ETOX™\* V Nonvolatile Flash Technology**
- **Not designed or rated as radiation hardened**

SHARP's LH28F160S3-L10/13 Flash memory with Smart 3 technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. Its symmetrically-blocked architecture, flexible voltage and extended cycling provide for highly flexible component suitable for resident flash arrays, SIMMs and memory cards. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F160S3-L10/13 offers three levels of protection: absolute protection with  $V_{PP}$  at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F160S3-L10/13 is conformed to the flash Scalable Command Set (SCS) and the Common Flash Interface (CFI) specification which enable universal and upgradable interface, enable the highest system/device data transfer rates and minimize device and system-level implementation costs.

The LH28F160S3-L10/13 is manufactured on SHARP's 0.4 $\mu$ m ETOX™\* V process technology. It comes in industry-standard package: the 56-Lead TSOP, 56-Lead SSOP, 64-Lead SDIP or Chip size package: the 64-Lead CSP, ideal for board constrained applications.

\*ETOX is a trademark of Intel Corporation.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

### CONTENTS

	PAGE		PAGE
<b>1.0 INTRODUCTION</b> .....	4	<b>5.0 DESIGN CONSIDERATIONS</b> .....	34
1.1 Product Overview .....	4	5.1 Three-Line Output Control .....	34
<b>2.0 PRINCIPLES OF OPERATION</b> .....	10	5.2 STS and Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Polling.....	34 34
2.1 Data Protection .....	11	5.3 Power Supply Decoupling .....	34
<b>3.0 BUS OPERATION</b> .....	11	5.4 V <sub>PP</sub> Trace on Printed Circuit Boards .....	34
3.1 Read .....	11	5.5 V <sub>CC</sub> , V <sub>PP</sub> , RP# Transitions.....	35
3.2 Output Disable .....	11	5.6 Power-Up/Down Protection .....	35
3.3 Standby .....	11	5.7 Power Dissipation .....	35
3.4 Deep Power-Down .....	11	<b>6.0 ELECTRICAL SPECIFICATIONS</b> .....	36
3.5 Read Identifier Codes Operation .....	12	6.1 Absolute Maximum Ratings .....	36
3.6 Query Operation.....	12	6.2 Operating Conditions .....	36
3.7 Write.....	12	6.2.1 Capacitance .....	36
<b>4.0 COMMAND DEFINITIONS</b> .....	12	6.2.2 AC Input/Output Test Conditions .....	37
4.1 Read Array Command.....	15	6.2.3 DC Characteristics.....	38
4.2 Read Identifier Codes Command .....	15	6.2.4 AC Characteristics - Read-Only Operations .....	40
4.3 Read Status Register Command.....	15	6.2.5 AC Characteristics - Write Operations.....	43
4.4 Clear Status Register Command.....	15	6.2.6 Alternative CE#-Controlled Writes .....	45
4.5 Query Command.....	16	6.2.7 Reset Operations .....	47
4.5.1 Block Status Register .....	16	6.2.8 Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Performance.....	47 48
4.5.2 CFI Query Identification String.....	17	<b>7.0 ADDITIONAL INFORMATION</b> .....	50
4.5.3 System Interface Information.....	17	7.1 Ordering Information .....	50
4.5.4 Device Geometry Definition .....	18		
4.5.5 SCS OEM Specific Extended Query Table ..	18		
4.6 Block Erase Command.....	19		
4.7 Full Chip Erase Command .....	19		
4.8 Word/Byte Write Command.....	20		
4.9 Multi Word/Byte Write Command .....	20		
4.10 Block Erase Suspend Command.....	21		
4.11 (Multi) Word/Byte Write Suspend Command...	21		
4.12 Set Block Lock-Bit Command.....	22		
4.13 Clear Block Lock-Bits Command.....	22		
4.14 STS Configuration Command .....	23		

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 1 INTRODUCTION

This datasheet contains LH28F160S3-L10/13 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

#### 1.1 Product Overview

The LH28F160S3-L10/13 is a high-performance 16-Mbit Smart 3 Flash memory organized as 2MBx8/1MBx16. The 2MB of data is arranged in thirty-two 64-Kbyte blocks which are individually erasable, lockable, and unlockable in-system. The memory map is shown in Figure 7.

Smart 3 technology provides a choice of  $V_{CC}$  and  $V_{PP}$  combinations, as shown in Table 1, to meet system performance and power expectations. 2.7V  $V_{CC}$  consumes approximately one-fifth the power of 5V  $V_{CC}$ .  $V_{PP}$  at 2.7V and 3.3V eliminates the need for a separate 12V converter. In addition to flexible erase and program voltages, the dedicated  $V_{PP}$  pin gives complete data protection when  $V_{PP} \leq V_{PPLK}$ .

**Table 1.  $V_{CC}$  and  $V_{PP}$  Voltage Combinations Offered by Smart 3 Technology**

$V_{CC}$ Voltage	$V_{PP}$ Voltage
2.7V	2.7V, 3.3V, 5V
3.3V	3.3V, 5V

Internal  $V_{CC}$  and  $V_{PP}$  detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

A block erase operation erases one of the device's 64-Kbyte blocks typically within 0.41 second (3.3V

$V_{CC}$ , 5V  $V_{PP}$ ) independent of other blocks. Each block can be independently erased 100,000 times (3.2 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

A word/byte write is performed in byte increments typically within 12.95  $\mu$ s (3.3V  $V_{CC}$ , 5V  $V_{PP}$ ). A multi word/byte write has high speed write performance of 2.7  $\mu$ s/byte (3.3V  $V_{CC}$ , 5V  $V_{PP}$ ). (Multi) Word/byte write suspend mode enables the system to read data or execute code from any other flash memory array location.

Individual block locking uses a combination of bits and WP#, Thirty-two block lock-bits, to lock and unlock blocks. Block lock-bits gate block erase, full chip erase and (multi) word/byte write operations. Block lock-bit configuration operations (Set Block Lock-Bit and Clear Block Lock-Bits commands) set and cleared block lock-bits.

The status register indicates when the WSM's block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is finished.

The STS output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using STS minimizes both CPU overhead and system power consumption. STS pin can be configured to different states using the Configuration command. The STS pin defaults to RY/BY# operation. When low, STS indicates that the WSM is performing a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration. STS-High Z indicates that the WSM is ready for a new command, block erase is suspended and (multi) word/byte write are inactive, (multi) word/byte write are suspended, or the device is in deep power-down mode. The other 3 alternate configurations are all pulse mode for use as a system interrupt.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

The access time is 100ns/130ns ( $t_{AVAV}$ ) over the commercial temperature range (0°C to +70°C) and  $V_{CC}$  supply voltage range of 3.0V-3.6V. At lower  $V_{CC}$  voltage, the access time is 120ns/150ns (2.7V-3.6V).

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 3 mA at 3.3V  $V_{CC}$ .

When either  $CE_0\#$  or  $CE_1\#$ , and  $RP\#$  pins are at  $V_{CC}$ , the  $I_{CC}$  CMOS standby mode is enabled. When the  $RP\#$  pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time

( $t_{PHQV}$ ) is required from  $RP\#$  switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from  $RP\#$ -high until writes to the CUI are recognized. With  $RP\#$  at GND, the WSM is reset and the status register is cleared.

The device is available in 56-Lead TSOP (Thin Small Outline Package, 1.2 mm thick), 56-Lead SSOP (Shrink Small Outline Package), 64-Lead SDIP (Shrink Dual Inline Package) and 64-Lead CSP (Chip Size Package). Pinout is shown in Figure 2,3,4,5 and 6.




Figure 1. Block Diagram

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

Table 2. Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>20</sub>	INPUT	<b>ADDRESS INPUTS:</b> Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle. A <sub>0</sub> : Byte Select Address. Not used in x16 mode(can be floated). A <sub>1</sub> -A <sub>4</sub> : Column Address. Selects 1 of 16 bit lines. A <sub>5</sub> -A <sub>15</sub> : Row Address. Selects 1 of 2048 word lines. A <sub>16</sub> -A <sub>20</sub> : Block Address.
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUTS:</b> DQ <sub>0</sub> -DQ <sub>7</sub> :Inputs data and commands during CUI write cycles; outputs data during memory array, status register, query, and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle. DQ <sub>8</sub> -DQ <sub>15</sub> :Inputs data during CUI write cycles in x16 mode; outputs data during memory array read cycles in x16 mode; not used for status register, query and identifier code read mode. Data pins float to high-impedance when the chip is deselected, outputs are disabled, or in x8 mode(Byte#≠V <sub>IL</sub> ). Data is internally latched during a write cycle.
CE <sub>0</sub> #, CE <sub>1</sub> #	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers decoders, and sense amplifiers. Either CE <sub>0</sub> # or CE <sub>1</sub> # V <sub>IH</sub> deselected the device and reduces power consumption to standby levels. Both CE <sub>0</sub> # and CE <sub>1</sub> # must be V <sub>IL</sub> to select the devices.
RP#	INPUT	<b>RESET/DEEP POWER-DOWN:</b> Puts the device in deep power-down mode and resets internal automation. RP# V <sub>IH</sub> enables normal operation. When driven V <sub>IL</sub> , RP# inhibits write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Gates the device's outputs during a read cycle.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
STS	OPEN DRAIN OUTPUT	<b>STS (RY/BY#):</b> Indicates the status of the internal WSM. When configured in level mode (default mode), it acts as a RY/BY# pin. When low, the WSM is performing an internal operation (block erase, full chip erase, (multi) word/byte write or block lock-bit configuration). STS High Z indicates that the WSM is ready for new commands, block erase is suspended, and (multi) word/byte write is inactive, (multi) word/byte write is suspended or the device is in deep power-down mode. For alternate configurations of the STATUS pin, see the Configuration command.
WP#	INPUT	<b>WRITE PROTECT:</b> Master control for block locking. When V <sub>IL</sub> , Locked blocks can not be erased and programmed, and block lock-bits can not be set and reset.
BYTE#	INPUT	<b>BYTE ENABLE:</b> BYTE# V <sub>IL</sub> places device in x8 mode. All data is then input or output on DQ <sub>0-7</sub> , and DQ <sub>8-15</sub> float. BYTE# V <sub>IH</sub> places the device in x16 mode, and turns off the A <sub>0</sub> input buffer.
V <sub>PP</sub>	SUPPLY	<b>BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE, BLOCK LOCK-BIT CONFIGURATION POWER SUPPLY:</b> For erasing array blocks, writing bytes or configuring block lock-bits. With V <sub>PP</sub> ≤ V <sub>PPLK</sub> , memory contents cannot be altered. Block erase, full chip erase, (multi) word/byte write and block lock-bit configuration with an invalid V <sub>PP</sub> (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CC</sub>	SUPPLY	<b>DEVICE POWER SUPPLY:</b> Internal detection configures the device for 2.7V or 3.3V operation. To switch from one voltage to another, ramp V <sub>CC</sub> down to GND and then ramp V <sub>CC</sub> to the new voltage. Do not float any power pins. With V <sub>CC</sub> ≤ V <sub>LKO</sub> , all write attempts to the flash memory are inhibited. Device operations at invalid V <sub>CC</sub> voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	<b>GROUND:</b> Do not float any ground pins.
NC		<b>NO CONNECT:</b> Lead is not internal connected; it may be driven or floated.




Figure 2. TSOP 56-Lead Pinout (Normal Bend)




Figure 3. TSOP 56-Lead Pinout (Reverse Bend)



## LH28F160S3-L10/13 Smart 3 Flash MEMORY




Figure 4. SSOP 56-Lead Pinout




Figure 5. CSP 64-Lead Pinout






Figure 6. SDIP 64-Lead Pinout

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 2 PRINCIPLES OF OPERATION

The LH28F160S3-L10/13 Flash memory includes an on-chip WSM to manage block erase, full chip erase, (multi) word/byte write and block lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, and minimal processor overhead with RAM-Like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register, query structure and identifier codes can be accessed through the CUI independent of the  $V_{PP}$  voltage. High voltage on  $V_{PP}$  enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. All functions associated with altering memory contents—block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, status, query and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, outputs query structure or outputs status register data.

Interface software that initiates and polls progress of block erase, full chip erase, (multi) word/byte write and block lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read or write data from any other block. Write suspend allows system software to suspend a (multi) word/byte write to read data from any other flash memory array location.

1FFFFF		
1F0000	64-Kbyte Block	31
1EFFFF		
1E0000	64-Kbyte Block	30
1DFFFF		
1D0000	64-Kbyte Block	29
1CFFFF		
1C0000	64-Kbyte Block	28
1BFFFF		
1B0000	64-Kbyte Block	27
1AFFFF		
1A0000	64-Kbyte Block	26
19FFFF		
190000	64-Kbyte Block	25
18FFFF		
180000	64-Kbyte Block	24
17FFFF		
170000	64-Kbyte Block	23
16FFFF		
160000	64-Kbyte Block	22
15FFFF		
150000	64-Kbyte Block	21
14FFFF		
140000	64-Kbyte Block	20
13FFFF		
130000	64-Kbyte Block	19
12FFFF		
120000	64-Kbyte Block	18
11FFFF		
110000	64-Kbyte Block	17
10FFFF		
100000	64-Kbyte Block	16
0FFFFF		
0F0000	64-Kbyte Block	15
0EFFFF		
0E0000	64-Kbyte Block	14
0DFFFF		
0D0000	64-Kbyte Block	13
0CFFFF		
0C0000	64-Kbyte Block	12
0BFFFF		
0B0000	64-Kbyte Block	11
0AFFFF		
0A0000	64-Kbyte Block	10
09FFFF		
090000	64-Kbyte Block	9
08FFFF		
080000	64-Kbyte Block	8
07FFFF		
070000	64-Kbyte Block	7
06FFFF		
060000	64-Kbyte Block	6
05FFFF		
050000	64-Kbyte Block	5
04FFFF		
040000	64-Kbyte Block	4
03FFFF		
030000	64-Kbyte Block	3
02FFFF		
020000	64-Kbyte Block	2
01FFFF		
010000	64-Kbyte Block	1
00FFFF		
000000	64-Kbyte Block	0

Figure 7. Memory Map

## 2.1 Data Protection

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable (available only when block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are required) or hardwired to  $V_{PPH1/2/3}$ . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. The CUI, with multi-step block erase, full chip erase, (multi) word/byte write and block lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to  $V_{PP}$ . All write functions are disabled when  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$  or when  $RP\#$  is at  $V_{IL}$ . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating block erase, full chip erase and (multi) word/byte write operations.

## 3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

### 3.1 Read

Information can be read from any block, identifier codes, query structure, or status register independent of the  $V_{PP}$  voltage.  $RP\#$  must be at  $V_{IH}$ .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, Query or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component:  $CE\#$  ( $CE_0\#$ ,  $CE_1\#$ ),  $OE\#$ ,  $WE\#$ ,  $RP\#$  and  $WP\#$ .  $CE_0\#$ ,  $CE_1\#$  and  $OE\#$  must be driven active to obtain data at the outputs.  $CE_0\#$ ,  $CE_1\#$  is the device selection control, and when active enables the selected memory device.  $OE\#$  is the data output ( $DQ_0$ - $DQ_{15}$ ) control and when active drives the selected memory data onto the I/O bus.  $WE\#$  and  $RP\#$  must be at  $V_{IH}$ . Figure 21, 22 illustrates a read cycle.

### 3.2 Output Disable

With  $OE\#$  at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins  $DQ_0$ - $DQ_{15}$  are placed in a high-impedance state.

### 3.3 Standby

Either  $CE_0\#$  or  $CE_1\#$  at a logic-high level ( $V_{IH}$ ) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ - $DQ_{15}$  outputs are placed in a high-impedance state independent of  $OE\#$ . If deselected during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

### 3.4 Deep Power-Down

$RP\#$  at  $V_{IL}$  initiates the deep power-down mode.

In read modes,  $RP\#$ -low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits.  $RP\#$  must be held low for a minimum of 100 ns. Time  $t_{PHQV}$  is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, full chip erase, (multi) word/byte write or block lock-bit configuration modes,  $RP\#$ -low will abort the operation.  $STS$  remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time  $t_{PHWL}$  is required after  $RP\#$  goes to logic-high ( $V_{IH}$ ) before another command can be written.

As with any automated device, it is important to assert  $RP\#$  during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the  $RP\#$  input. In this application,  $RP\#$  is controlled by the same  $RESET\#$  signal that resets the system CPU.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code, device code, block status codes for each block (see Figure 8). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block status codes identify locked or unlocked block setting and erase completed or erase uncompleted condition.




Figure 8. Device Identifier Code Memory Map

### 3.6 Query Operation

The query operation outputs the query structure. Query database is stored in the 48Byte ROM. Query structure allows system software to gain critical information for controlling the flash component. Query structure are always presented on the lowest-order data output (DQ<sub>0</sub>-DQ<sub>7</sub>) only.

### 3.7 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ , the CUI additionally controls block erase, full chip erase, (multi) word/byte write and block lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word/byte Write command requires the command and address of the location to be written. Set Block Lock-Bit command requires the command and block address within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 23 and 24 illustrate WE# and CE#-controlled write operations.

## 4 COMMAND DEFINITIONS

When the  $V_{PP}$  voltage  $\leq V_{PPLK}$ , Read operations from the status register, identifier codes, query, or blocks are enabled. Placing  $V_{PPH1/2/3}$  on  $V_{PP}$  enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

**Table 3. Bus Operations(BYTE#=V<sub>IH</sub>)**

Mode	Notes	RP#	CE <sub>0</sub> #	CE <sub>1</sub> #	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-15</sub>	STS
Read	1,2,3,9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	D <sub>OUT</sub>	X
Output Disable	3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	High Z	X
Standby	3	V <sub>IH</sub>	V <sub>IH</sub> V <sub>IH</sub> V <sub>IL</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	X	X	X	X	High Z	X
Deep Power-Down	4	V <sub>IL</sub>	X	X	X	X	X	X	High Z	High Z
Read Identifier Codes		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 8	X	Note 5	High Z
Query		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 7-11	X	Note 6	High Z
Write	3,7,8,9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	D <sub>IN</sub>	X

**Table 3.1. Bus Operations(BYTE#=V<sub>IL</sub>)**

Mode	Notes	RP#	CE <sub>0</sub> #	CE <sub>1</sub> #	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-7</sub>	STS
Read	1,2,3,9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	D <sub>OUT</sub>	X
Output Disable	3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	High Z	X
Standby	3	V <sub>IH</sub>	V <sub>IH</sub> V <sub>IH</sub> V <sub>IL</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	X	X	X	X	High Z	X
Deep Power-Down	4	V <sub>IL</sub>	X	X	X	X	X	X	High Z	High Z
Read Identifier Codes		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 8	X	Note 5	High Z
Query		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 7-11	X	Note 6	High Z
Write	3,7,8,9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	D <sub>IN</sub>	X

**NOTES:**

1. Refer to DC Characteristics. When V<sub>PP</sub> ≤ V<sub>PPLK</sub>, memory contents can be read, but not altered.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2/3</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2/3</sub> voltages.
3. STS is V<sub>OL</sub> (if configured to RY/BY# mode) when the WSM is executing internal block erase, full chip erase, (multi) word/byte write or block lock-bit configuration algorithms. It is floated during when the WSM is not busy, in block erase suspend mode with (multi) word/byte write inactive, (multi) word/byte write suspend mode, or deep power-down mode.
4. RP# at GND ± 0.2V ensures the lowest deep power-down current.
5. See Section 4.2 for read identifier code data.
6. See Section 4.5 for query data.
7. Command writes involving block erase, full chip erase, (multi) word/byte write or block lock-bit configuration are reliably executed when V<sub>PP</sub> = V<sub>PPH1/2/3</sub> and V<sub>CC</sub> = V<sub>CC1/2</sub>.
8. Refer to Table 4 for valid D<sub>IN</sub> during a write operation.
9. Don't use the timing both OE# and WE# are V<sub>IL</sub>.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

Table 4. Command Definitions<sup>(10)</sup>

Command	Bus Cycles Req'd	Notes	First Bus Cycle			Second Bus Cycle		
			Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥2	4	Write	X	90H	Read	IA	ID
Query	≥2		Write	X	98H	Read	QA	QD
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase Setup/Confirm	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase Setup/Confirm	2		Write	X	30H	Write	X	D0H
Word/Byte Write Setup/Write	2	5,6	Write	WA	40H	Write	WA	WD
Alternate Word/Byte Write Setup/Write	2	5,6	Write	WA	10H	Write	WA	WD
Multi Word/Byte Write Setup/Confirm	≥4	9	Write	WA	E8H	Write	WA	N
Block Erase and (Multi) Word/byte Write Suspend	1	5	Write	X	B0H			
Confirm and Block Erase and (Multi) Word/byte Write Resume	1	5	Write	X	D0H			
Block Lock-Bit Set Setup/Confirm	2	7	Write	BA	60H	Write	BA	01H
Block Lock-Bit Reset Setup/Confirm	2	8	Write	X	60H	Write	X	D0H
STS Configuration Level-Mode for Erase and Write (RY/BY# Mode)	2		Write	X	B8H	Write	X	00H
STS Configuration Pulse-Mode for Erase	2		Write	X	B8H	Write	X	01H
STS Configuration Pulse-Mode for Write	2		Write	X	B8H	Write	X	02H
STS Configuration Pulse-Mode for Erase and Write	2		Write	X	B8H	Write	X	03H

**NOTES:**

- BUS operations are defined in Table 3 and Table 3.1.
- X=Any valid address within the device.  
IA=Identifier Code Address: see Figure 8.  
QA=Query Offset Address.  
BA=Address within the block being erased or locked.  
WA=Address of memory location to be written.
- SRD=Data read from status register. See Table 14 for a description of the status register bits.  
WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).  
ID=Data read from identifier codes.  
QD=Data read from query database.
- Following the Read Identifier Codes command, read operations access manufacturer, device and block status codes. See Section 4.2 for read identifier code data.
- If the block is locked, WP# must be at V<sub>IH</sub> to enable block erase or (multi) word/byte write operations. Attempts to issue a block erase or (multi) word/byte write to a locked block while RP# is V<sub>IH</sub>.
- Either 40H or 10H are recognized by the WSM as the byte write setup.
- A block lock-bit can be set while WP# is V<sub>IH</sub>.
- WP# must be at V<sub>IH</sub> to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits.
- Following the Third Bus Cycle, inputs the write address and write data of 'N'+1 times. Finally, input the confirm command 'D0H'.
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.



### 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend and (Multi) Word/byte Write Suspend command. The Read Array command functions independently of the  $V_{PP}$  voltage and RP# must be  $V_{IH}$ .

### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 8 retrieve the manufacturer, device, block lock configuration and block erase status (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the  $V_{PP}$  voltage and RP# must be  $V_{IH}$ . Following the Read Identifier Codes command, the following information can be read:

**Table 5. Identifier Codes**

Code	Address	Data
Manufacture Code	00000 00001	B0
Device Code	00002 00003	D0
Block Status Code	X0004 <sup>(1)</sup> X0005 <sup>(1)</sup>	
•Block is Unlocked		DQ <sub>0</sub> =0
•Block is Locked		DQ <sub>0</sub> =1
•Last erase operation completed successfully		DQ <sub>1</sub> =0
•Last erase operation did not completed successfully		DQ <sub>1</sub> =1
•Reserved for Future Use		DQ <sub>2-7</sub>

**NOTE:**

1. X selects the specific block status code to be read. See Figure 8 for the device identifier code memory map.

### 4.3 Read Status Register Command

The status register may be read to determine when a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration is complete and whether the operation completed successfully(see Table 14). It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#(Either CE<sub>0</sub># or CE<sub>1</sub>#), whichever occurs. OE# or CE#(Either CE<sub>0</sub># or CE<sub>1</sub>#) must toggle to  $V_{IH}$  before further reads to update the status register latch. The Read Status Register command functions independently of the  $V_{PP}$  voltage. RP# must be  $V_{IH}$ .

The extended status register may be read to determine multi byte write availability(see Table 14.1). The extended status register may be read at any time by writing the Multi Byte Write command. After writing this command, all subsequent read operations output data from the extended status register, until another valid command is written. The contents of the extended status register are latched on the falling edge of OE# or CE#(Either CE<sub>0</sub># or CE<sub>1</sub>#), whichever occurs last in the read cycle. Multi Byte Write command must be re-issued to update the extended status register latch.

### 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 14). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurs during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied  $V_{PP}$  Voltage. RP# must be  $V_{IH}$ . This command is not functional during block erase, full chip erase, (multi) word/byte write block lock-bit configuration, block erase suspend or (multi) word/byte write suspend modes.



## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 4.5 Query Command

Query database can be read by writing Query command (98H). Following the command write, read cycle from address shown in Table 7-11 retrieve the critical information to write, erase and otherwise control the flash component.  $A_0$  of query offset address is ignored when X8 mode (BYTE#=V<sub>IL</sub>).

Query data are always presented on the low-byte data output (DQ<sub>0</sub>-DQ<sub>7</sub>). In x16 mode, high-byte (DQ<sub>8</sub>-DQ<sub>15</sub>) outputs 00H. The bytes not assigned to any information or reserved for future use are set to "0". This command functions independently of the V<sub>PP</sub> voltage. RP# must be V<sub>IH</sub>.

**Table 6. Example of Query Structure Output**

Mode	Offset Address	Output	
		DQ <sub>15-8</sub>	DQ <sub>7-0</sub>
X8 mode	A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , A <sub>0</sub> 1, 0, 0, 0, 0, 0 (20H)	High-Z	"Q"
	1, 0, 0, 0, 0, 1 (21H)	High-Z	"Q"
	1, 0, 0, 0, 1, 0 (22H)	High-Z	"R"
	1, 0, 0, 0, 1, 1 (23H)	High-Z	"R"
X16 mode	A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> 1, 0, 0, 0, 0 (10H)	00H	"Q"
	1, 0, 0, 0, 1 (11H)	00H	"R"

#### 4.5.1 Block Status Register

This field provides lock configuration and erase status for the specified block. These informations are only available when device is ready (SR.7=1). If block erase or full chip erase operation is finished irregularly, block erase status bit will be set to "1". If bit 1 is "1", this block is invalid.

**Table 7. Query Block Status Register**

Offset (Word Address)	Length	Description
(BA+2)H	01H	Block Status Register bit0 Block Lock Configuration 0=Block is unlocked 1=Block is Locked bit1 Block Erase Status 0=Last erase operation completed successfully 1=Last erase operation not completed successfully bit2-7 reserved for future use

**Note:**

1. BA=The beginning of a Block Address.

### 4.5.2 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. Additionally, it indicates which version of the spec and which Vendor-specified command set(s) is(are) supported.

**Table 8. CFI Query Identification String**

Offset (Word Address)	Length	Description
10H,11H,12H	03H	Query Unique ASCII string "QRY" 51H,52H,59H
13H,14H	02H	Primary Vendor Command Set and Control Interface ID Code 01H,00H (SCS ID Code)
15H,16H	02H	Address for Primary Algorithm Extended Query Table 31H,00H (SCS Extended Query Table Offset)
17H,18H	02H	Alternate Vendor Command Set and Control Interface ID Code 0000H (0000H means that no alternate exists)
19H,1AH	02H	Address for Alternate Algorithm Extended Query Table 0000H (0000H means that no alternate exists)

### 4.5.3 System Interface Information

The following device information can be useful in optimizing system interface software.

**Table 9. System Information String**

Offset (Word Address)	Length	Description
1BH	01H	V <sub>CC</sub> Logic Supply Minimum Write/Erase voltage 27H (2.7V)
1CH	01H	V <sub>CC</sub> Logic Supply Maximum Write/Erase voltage 55H (5.5V)
1DH	01H	V <sub>PP</sub> Programming Supply Minimum Write/Erase voltage 27H (2.7V)
1EH	01H	V <sub>PP</sub> Programming Supply Maximum Write/Erase voltage 55H (5.5V)
1FH	01H	Typical Timeout per Single Byte/Word Write 03H (2 <sup>3</sup> =8 μsec)
20H	01H	Typical Timeout for Maximum Size Buffer Write (32 Bytes) 06H (2 <sup>6</sup> =64 μsec)
21H	01H	Typical Timeout per Individual Block Erase 0AH (0AH=10, 2 <sup>10</sup> =1024 msec)
22H	01H	Typical Timeout for Full Chip Erase 0FH (0FH=15, 2 <sup>15</sup> =32768 msec)
23H	01H	Maximum Timeout per Single Byte/Word Write, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 8 μsecx16=512 μsec)
24H	01H	Maximum Timeout Maximum Size Buffer Write, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 64 μsecx16=4096 μsec)
25H	01H	Maximum Timeout per Individual Block Erase, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 1024 msecx16=16384 msec)
26H	01H	Maximum Timeout for Full Chip Erase, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 32768msecx16=524288 msec)

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 4.5.4 Device Geometry Definition

This field provides critical details of the flash device geometry.

**Table 10. Device Geometry Definition**

Offset (Word Address)	Length	Description
27H	01H	Device Size 15H (15H=21, $2^{21}=2097152=2M$ Bytes)
28H,29H	02H	Flash Device Interface description 02H,00H (x8/x16 supports x8 and x16 via BYTE#)
2AH,2BH	02H	Maximum Number of Bytes in Multi word/byte write 05H,00H ( $2^5=32$ Bytes)
2CH	01H	Number of Erase Block Regions within device 01H (symmetrically blocked)
2DH,2EH	02H	The Number of Erase Blocks 1FH,00H (1FH=31 ==> 31+1=32 Blocks)
2FH,30H	02H	The Number of "256 Bytes" cluster in a Erase block 00H,01H (0100H=256 ==> 256 Bytes x 256= 64K Bytes in a Erase Block)

### 4.5.5 SCS OEM Specific Extended Query Table

Certain flash features and commands may be optional in a vendor-specific algorithm specification. The optional vendor-specific Query table(s) may be used to specify this and other types of information. These structures are defined solely by the flash vendor(s).

**Table 11. SCS OEM Specific Extended Query Table**

Offset (Word Address)	Length	Description
31H,32H,33H	03H	PRI 50H,52H,49H
34H	01H	31H (1) Major Version Number , ASCII
35H	01H	30H (0) Minor Version Number, ASCII
36H,37H, 38H,39H	04H	0FH,00H,00H,00H Optional Command Support bit0=1 : Chip Erase Supported bit1=1 : Suspend Erase Supported bit2=1 : Suspend Write Supported bit3=1 : Lock/Unlock Supported bit4=0 : Queued Erase Not Supported bit5-31=0 : reserved for future use
3AH	01H	01H Supported Functions after Suspend bit0=1 : Write Supported after Erase Suspend bit1-7=0 : reserved for future use
3BH,3CH	02H	03H,00H Block Status Register Mask bit0=1 : Block Status Register Lock Bit [BSR.0] active bit1=1 : Block Status Register Valid Bit [BSR.1] active bit2-15=0 : reserved for future use
3DH	01H	$V_{CC}$ Logic Supply Optimum Write/Erase voltage(highest performance) 50H(5.0V)
3EH	01H	$V_{PP}$ Programming Supply Optimum Write/Erase voltage(highest performance) 50H(5.0V)
3FH	reserved	Reserved for future versions of the SCS Specification

#### 4.6 Block Erase Command

Block erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 9). The CPU can detect block erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or if set, that  $WP\#=V_{IH}$ . If block erase is attempted when the corresponding block lock-bit is set and  $WP\#=V_{IL}$ , SR.1 and SR.5 will be set to "1".

#### 4.7 Full Chip Erase Command

This command followed by a confirm command (D0H) erases all of the unlocked blocks. A full chip

erase setup is first written, followed by a full chip erase confirm. After a confirm command is written, device erases the all unlocked blocks from block 0 to Block 31 block by block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when read (see Figure 10). The CPU can detect full chip erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued. If error is detected on a block during full chip erase operation, WSM stops erasing. Reading the block valid status by issuing Read ID Codes command or Query command informs which blocks failed to its erase.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block contents are protected against erasure. If full chip erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". When  $WP\#=V_{IH}$ , all blocks are erased independent of block lock-bits status. When  $WP\#=V_{IL}$ , only unlocked blocks are erased. In this case, SR.1 and SR.4 will not be set to "1". Full chip erase can not be suspended.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 4.8 Word/Byte Write Command

Word/byte write is executed by a two-cycle command sequence. Word/Byte Write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see Figure 11). The CPU can detect the completion of the word/byte write event by analyzing the STS pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while  $V_{PP}\leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write requires that the corresponding block lock-bit be cleared or, if set, that  $WP\#=V_{IH}$ . If word/byte write is attempted when the corresponding block lock-bit is set and  $WP\#=V_{IL}$ , SR.1 and SR.4 will be set to "1". Word/byte write operations with  $V_{IL}<WP\#<V_{IH}$  produce spurious results and should not be attempted.

### 4.9 Multi Word/Byte Write Command

Multi word/byte write is executed by at least four-cycle or up to 35-cycle command sequence. Up to 32 bytes in x8 mode (16 words in x16 mode) can be loaded into the buffer and written to the Flash Array. First, multi word/byte write setup (E8H) is written with the write address. At this point, the device automatically outputs extended status register data (XSR) when read (see Figure 12,13). If extended status register bit XSR.7 is 0, no Multi Word/Byte Write command is available and multi word/byte write setup which just has been written is ignored. To retry,

continue monitoring XSR.7 by writing multi word/byte write setup with write address until XSR.7 transitions to 1. When XSR.7 transitions to 1, the device is ready for loading the data to the buffer. A word/byte count (N) is written with write address. After writing a word/byte count(N), the device automatically turns back to output status register data. The word/byte count (N) must be less than or equal to 1FH in x8 mode (0FH in x16 mode). On the next write, device start address is written with buffer data. Subsequent writes provide additional device address and data, depending on the count. All subsequent address must lie within the start address plus the count. After the final buffer data is written, write confirm (D0H) must be written. This initiates WSM to begin copying the buffer data to the Flash Array. An invalid Multi Word/Byte Write command sequence will result in both status register bits SR.4 and SR.5 being set to "1". For additional multi word/byte write, write another multi word/byte write setup and check XSR.7. The Multi Word/Byte Write command can be queued while WSM is busy as long as XSR.7 indicates "1", because LH28F160S3-L10/13 has two buffers. If an error occurs while writing, the device will stop writing and flush next multi word/byte write command loaded in multi word/byte write command. Status register bit SR.4 will be set to "1". No multi word/byte write command is available if either SR.4 or SR.5 are set to "1". SR.4 and SR.5 should be cleared before issuing multi word/byte write command. If a multi word/byte write command is attempted past an erase block boundary, the device will write the data to Flash Array up to an erase block boundary and then stop writing. Status register bits SR.4 and SR.5 will be set to "1".

Reliable multi byte writes can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against multi word/byte writes. If multi word/byte write is attempted while  $V_{PP}\leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful multi word/byte write requires that the corresponding block lock-bit be cleared or, if set, that  $WP\#=V_{IH}$ . If multi byte write is attempted when the corresponding block lock-bit is set and  $WP\#=V_{IL}$ , SR.1 and SR.4 will be set to "1".

#### 4.10 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or (multi) word/byte-write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). STS will also transition to High-Z. Specification  $t_{WHRH2}$  defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A (Multi) Word/Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the (Multi) Word/Byte Write Suspend command (see Section 4.11), a (multi) word/byte write operation can also be suspended. During a (multi) word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the STS (if set to RY/BY#) output will transition to  $V_{OL}$ . However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and STS will return to  $V_{OL}$ . After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 14).  $V_{PP}$  must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for block erase) while block erase is suspended. RP# must also remain at  $V_{IH}$ . Block erase cannot resume

until (multi) word/byte write operations initiated during block erase suspend have completed.

#### 4.11 (Multi) Word/Byte Write Suspend Command

The (Multi) Word/Byte Write Suspend command allows (multi) word/byte write interruption to read data in other flash memory locations. Once the (multi) word/byte write process starts, writing the (Multi) Word/Byte Write Suspend command requests that the WSM suspend the (multi) word/byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the (Multi) Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the (multi) word/byte write operation has been suspended (both will be set to "1"). STS will also transition to High-Z. Specification  $t_{WHRH1}$  defines the (multi) word/byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while (multi) word/byte write is suspended are Read Status Register and (Multi) Word/Byte Write Resume. After (Multi) Word/Byte Write Resume command is written to the flash memory, the WSM will continue the (multi) word/byte write process. Status register bits SR.2 and SR.7 will automatically clear and STS will return to  $V_{OL}$ . After the (Multi) Word/Byte Write command is written, the device automatically outputs status register data when read (see Figure 15).  $V_{PP}$  must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for (multi) word/byte write) while in (multi) word/byte write suspend mode. WP# must also remain at  $V_{IH}$  or  $V_{IL}$ .



## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 4.12 Set Block Lock-Bit Command

A flexible block locking and unlocking scheme is enabled via block lock-bits. The block lock-bits gate program and erase operations. With  $WP\#=V_{IH}$ , individual block lock-bits can be set using the Set Block Lock-Bit command. See Table 13 for a summary of hardware and software write protection options.

Set block lock-bit is executed by a two-cycle command sequence. The set block lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked). The WSM then controls the set block lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 16). The CPU can detect the completion of the set block lock-bit event by analyzing the STS pin output or status register bit SR.7.

When the set block lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally set. An invalid Set Block Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires  $WP\#=V_{IH}$ . If it is attempted with  $WP\#=V_{IL}$ , SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations with  $WP\#<V_{IH}$  produce spurious results and should not be attempted.

### 4.13 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With  $WP\#=V_{IH}$ ,

block lock-bits can be cleared using only the Clear Block Lock-Bits command. See Table 13 for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see Figure 17). The CPU can detect completion of the clear block lock-bits event by analyzing the STS Pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . If a clear block lock-bits operation is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires  $WP\#=V_{IH}$ . If it is attempted with  $WP\#=V_{IL}$ , SR.1 and SR.5 will be set to "1" and the operation will fail. Clear block lock-bits operations with  $V_{IH}<RP\#$  produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to  $V_{PP}$  or  $V_{CC}$  transitioning out of valid range or  $RP\#$  active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values.



### 4.14 STS Configuration Command

The Status (STS) pin can be configured to different states using the STS Configuration command. Once the STS pin has been configured, it remains in that configuration until another configuration command is issued, the device is powered down or RP# is set to  $V_{IL}$ . Upon initial device power-up and after exit from deep power-down mode, the STS pin defaults to RY/BY# operation where STS low indicates that the WSM is busy. STS High Z indicates that the WSM is ready for a new operation.

To reconfigure the STS pin to other modes, the STS Configuration is issued followed by the appropriate configuration code. The three alternate configurations are all pulse mode for use as a system interrupt. The STS Configuration command functions independently of the  $V_{PP}$  voltage and RP# must be  $V_{IH}$ .

**Table 12. STS Configuration Coding Description**

Configuration Bits	Effects
00H	Set STS pin to default level mode (RY/BY#). RY/BY# in the default level-mode of operation will indicate WSM status condition.
01H	Set STS pin to pulsed output signal for specific erase operation. In this mode, STS provides low pulse at the completion of BLock Erase, Full Chip Erase and Clear Block Lock-bits operations.
02H	Set STS pin to pulsed output signal for a specific write operation. In this mode, STS provides low pulse at the completion of (Multi) Byte Write and Set Block Lock-bit operation.
03H	Set STS pin to pulsed output signal for specific write and erase operation. STS provides low pulse at the completion of Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-bit Configuration operations.

**Table 13. Write Protection Alternatives**

Operation	Block Lock-Bit	WP#	Effect
Block Erase, (Multi) Word/Byte Write	0	$V_{IL}$ or $V_{IH}$	Block Erase and (Multi) Word/Byte Write Enabled
	1	$V_{IL}$	Block is Locked. Block Erase and (Multi) Word/Byte Write Disabled
		$V_{IH}$	Block Lock-Bit Override. Block Erase and (Multi) Word/Byte Write Enabled
Full Chip Erase	0,1	$V_{IL}$	All unlocked blocks are erased, locked blocks are not erased
	X	$V_{IH}$	All blocks are erased
Set Block Lock-Bit	X	$V_{IL}$	Set Block Lock-Bit Disabled
		$V_{IH}$	Set Block Lock-Bit Enabled
Clear Block Lock-Bits	X	$V_{IL}$	Clear Block Lock-Bits Disabled
		$V_{IH}$	Clear Block Lock-Bits Enabled


## LH28F160S3-L10/13 Smart 3 Flash MEMORY

**Table 14. Status Register Definition**

WSMS	BESS	ECBLBS	WSBLBS	VPPS	WSS	DPS	R
7	6	5	4	3	2	1	0
<p>SR.7 = WRITE STATE MACHINE STATUS            1 = Ready            0 = Busy</p> <p>SR.6 = BLOCK ERASE SUSPEND STATUS            1 = Block Erase Suspended            0 = Block Erase in Progress/Completed</p> <p>SR.5 = ERASE AND CLEAR BLOCK LOCK-BITS STATUS            1 = Error in Erase or Clear Block Lock-Bits            0 = Successful Erase or Clear Block Lock-Bits</p> <p>SR.4 = WRITE AND SET BLOCK LOCK-BIT STATUS            1 = Error in Write or Set Block Lock-Bit            0 = Successful Write or Set Block Lock-Bit</p> <p>SR.3 = V<sub>PP</sub> STATUS            1 = V<sub>PP</sub> Low Detect, Operation Abort            0 = V<sub>PP</sub> OK</p> <p>SR.2 = WRITE SUSPEND STATUS            1 = Write Suspended            0 = Write in Progress/Completed</p> <p>SR.1 = DEVICE PROTECT STATUS            1 = Block Lock-Bit and/or WP# Lock Detected, Operation Abort            0 = Unlock</p> <p>SR.0 = RESERVED FOR FUTURE ENHANCEMENTS</p>				<p><b>NOTES:</b></p> <p>Check STS or SR.7 to determine block erase, full chip erase, (multi) word/byte write or block lock-bit configuration completion.            SR.6-0 are invalid while SR.7="0".</p> <p>If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (multi) word/byte write, block lock-bit configuration or STS configuration attempt, an improper command sequence was entered.</p> <p>SR.3 does not provide a continuous indication of V<sub>PP</sub> level. The WSM interrogates and indicates the V<sub>PP</sub> level only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. SR.3 is not guaranteed to reports accurate feedback only when V<sub>PP</sub>≠V<sub>PPH1/2/3</sub>.</p> <p>SR.1 does not provide a continuous indication of block lock-bit values. The WSM interrogates block lock-bit, and WP# only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set and/or WP# is not V<sub>IH</sub>. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock-bit status.</p> <p>SR.0 is reserved for future use and should be masked out when polling the status register.</p>			

**Table 14.1. Extended Status Register Definition**

SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
<p>XSR.7 = STATE MACHINE STATUS            1 = Multi Word/Byte Write available            0 = Multi Word/Byte Write not available</p> <p>XSR.6-0=RESERVED FOR FUTURE ENHANCEMENTS</p>				<p><b>NOTES:</b></p> <p>After issue a Multi Word/Byte Write command: XSR.7 indicates that a next Multi Word/Byte Write command is available.</p> <p>XSR.6-0 is reserved for future use and should be masked out when polling the extended status register.</p>			



Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Erase Setup	Data=20H Addr=Within Block to be Erased
Write	Erase Confirm	Data=D0H Addr=Within Block to be Erased
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

Repeat for subsequent block erasures.  
Full status check can be done after each block erase or after a sequence of block erasures.  
Write FFH after the last operation to place device in read array mode.

Bus Operation	Command	Comments
Standby		Check SR.3 1=V <sub>pp</sub> Error Detect
Standby		Check SR.1 1=Device Protect Detect WP#=V <sub>IL</sub> , Block Lock-Bit is Set Only required for systems implementing lock-bit configuration
Standby		Check SR.4,5 Both 1=Command Sequence Error
Standby		Check SR.5 1=Block Erase Error

SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register Command in cases where multiple blocks are erased before full status is checked.  
If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 9. Automated Block Erase Flowchart

## LH28F160S3-L10/13 Smart 3 Flash MEMORY





Figure 10. Automated Full Chip Erase Flowchart



Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Setup Word/Byte Write	Data=40H or 10H Addr=Location to Be Written
Write	Word/Byte Write	Data=Data to Be Written Addr=Location to Be Written
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy


Repeat for subsequent word/byte writes.  
 SR full status check can be done after each word/byte write, or after a sequence of word/byte writes.  
 Write FFH after the last word/byte write operation to place device in read array mode.

Bus Operation	Command	Comments
Standby		Check SR.3 1=Vpp Error Detect
Standby		Check SR.1 1=Device Protect Detect WP# = V <sub>IL</sub> , Block Lock-Bit is Set Only required for systems implementing lock-bit configuration
Standby		Check SR.4 1=Data Write Error

SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple locations are written before full status is checked.  
 If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 11. Automated Word/byte Write Flowchart

## LH28F160S3-L10/13 Smart 3 Flash MEMORY



Bus Operation	Command	Comments
Write	Setup Multi Word/Byte Write	Data=E8H Addr=Start Address
Read		Extended Status Register Data
Standby		Check XSR.7 1=Multi Word/Byte Write Ready 0=Multi Word/Byte Write Busy
Write (Note2)		Data=Word or Byte Count (N-1) Addr=Start Address
Write (Note2,3)		Data=Buffer Data Addr=Start Address
Write (Note4,5)		Data=Buffer Data Addr=Device Address
Write		Data=D0H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

1. Byte or word count values on DQ<sub>0-7</sub> are loaded into the count register.
2. Write Buffer contents will be programmed at the start address.
3. Align the start address on a Write Buffer boundary for maximum programming performance.
4. The device aborts the Multi Word/Byte Write command if the current address is outside of the original block address.
5. The Status Register indicates an "improper command sequence" if the Multi Word/Byte command is aborted. Follow this with a Clear Status Register command. SR full status check can be done after each multi word/byte write, or after a sequence of multi word/byte writes. Write FFH after the last multi word/byte write operation to place device in read array mode.

Figure 12. Automated Multi Word/Byte Write Flowchart




Figure 13. Full Status Check Procedure for Automated Multi Word/Byte Write



## LH28F160S3-L10/13 Smart 3 Flash MEMORY




Figure 14. Block Erase Suspend/Resume Flowchart




Figure 15. (Multi) Word/Byte Write Suspend/Resume Flowchart

## LH28F160S3-L10/13 Smart 3 Flash MEMORY




Figure 16. Set Block Lock-Bit Flowchart




Figure 17. Clear Block Lock-Bits Flowchart

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 5 DESIGN CONSIDERATIONS

#### 5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-Line control provides for:

- a. Lowest possible memory power dissipation.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

#### 5.2 STS and Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Polling

STS is an open drain output that should be connected to  $V_{CC}$  by a pullup resistor to provide a hardware method of detecting block erase, full chip erase, (multi) word/byte write and block lock-bit configuration completion. In default mode, it transitions low after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration commands and returns to  $V_{OH}$  when the WSM has finished executing the internal algorithm. For alternate STS pin configurations, see the Configuration command.

STS can be connected to an interrupt input of the system CPU or controller. It is active at all times.

STS, in default mode, is also High-Z when the device is in block erase suspend (with (multi) word/byte write inactive), (multi) word/byte write suspend or deep power-down modes.

#### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu\text{F}$  ceramic capacitor connected between its  $V_{CC}$  and GND and between its  $V_{PP}$  and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7  $\mu\text{F}$  electrolytic capacitor should be placed at the array's power supply connection between  $V_{CC}$  and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

#### 5.4 $V_{PP}$ Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the  $V_{PP}$  Power supply trace. The  $V_{PP}$  pin supplies the memory cell current for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. Use similar trace widths and layout considerations given to the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

### 5.5 $V_{CC}$ , $V_{PP}$ , RP# Transitions

Block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are not guaranteed if  $V_{PP}$  falls outside of a valid  $V_{PPH1/2/3}$  range,  $V_{CC}$  falls outside of a valid  $V_{CC1/2}$  range, or  $RP\#=V_{IL}$ . If  $V_{PP}$  error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to  $V_{IL}$  during block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, STS(if set to RY/BY# mode) will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to  $V_{IL}$  clear the status register.

The CUI latches commands issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after  $V_{CC}$  transitions below  $V_{LKO}$ .

After block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, even after  $V_{PP}$  transitions down to  $V_{PPLK}$ , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

### 5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block and full chip erasure, (multi) word/byte writing or block lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply ( $V_{PP}$  or  $V_{CC}$ )

powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE# and CE# must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while  $RP\#=V_{IL}$  regardless of its control inputs state.

### 5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to  $V_{IL}$  standby or sleep modes. If access is again needed, the devices can be read following the  $t_{PHQV}$  and  $t_{PHWL}$  wake-up cycles required after RP# is first raised to  $V_{IH}$ . See AC Characteristics— Read Only and Write Operations and Figures 21, 22, 23, 24 for more information.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 6 ELECTRICAL SPECIFICATIONS

#### 6.1 Absolute Maximum Ratings\*

Commercial Operating Temperature	
During Read, Erase, Write and	
Block Lock-Bit Configuration.....	0°C to +70°C <sup>(1)</sup>
Temperature under Bias.....	-10°C to +80°C
Storage Temperature.....	-65°C to +125°C
Voltage On Any Pin	
(except V <sub>CC</sub> , V <sub>PP</sub> ).....	-0.5V to V <sub>CC</sub> +0.5V <sup>(2)</sup>
V <sub>CC</sub> Supply Voltage.....	-0.2V to +7.0V <sup>(2)</sup>
V <sub>PP</sub> Update Voltage during	
Erase, Write and	
Block Lock-Bit Configuration.....	-0.2V to +7.0V <sup>(2)</sup>
Output Short Circuit Current.....	100mA <sup>(3)</sup>

**NOTICE:** This datasheet contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local SHARP Sales office that you have the latest datasheet before finalizing a design.

**\*WARNING:** *Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

#### NOTES:

1. Operating temperature is for commercial product defined by this specification.
2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V<sub>CC</sub> is V<sub>CC</sub>+0.5V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.
3. Output shorted for no more than one second. No more than one output shorted at a time.

#### 6.2 Operating Conditions

Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Test Condition
T <sub>A</sub>	Operating Temperature	0	+70	°C	Ambient Temperature
V <sub>CC1</sub>	V <sub>CC</sub> Supply Voltage (2.7V-3.6V)	2.7	3.6	V	
V <sub>CC2</sub>	V <sub>CC</sub> Supply Voltage (3.3V±0.3V)	3.0	3.6	V	

##### 6.2.1 CAPACITANCE<sup>(1)</sup>

T<sub>A</sub>=+25°C, f=1MHz

Symbol	Parameter	Typ.	Max.	Unit	Condition
C <sub>IN</sub>	Input Capacitance	7	10	pF	V <sub>IN</sub> =0.0V
C <sub>OUT</sub>	Output Capacitance	9	12	pF	V <sub>OUT</sub> =0.0V

#### NOTE:

1. Sampled, not 100% tested.



### 6.2.2 AC INPUT/OUTPUT TEST CONDITIONS




Figure 18. Transient Input/Output Reference Waveform for  $V_{CC}=2.7V-3.6V$




Figure 19. Transient Input/Output Reference Waveform for  $V_{CC}=3.3V\pm 0.3V$




Figure 20. Transient Equivalent Testing Load Circuit

#### Test Configuration Capacitance Loading Value

Test Configuration	$C_L$ (pF)
$V_{CC}=3.3V\pm 0.3V, 2.7V-3.6V$	50

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 6.2.3 DC CHARACTERISTICS

DC Characteristics

Sym.	Parameter	Notes	V <sub>CC</sub> =2.7V		V <sub>CC</sub> =3.3V		Unit	Test Conditions
			Typ.	Max.	Typ.	Max.		
I <sub>LI</sub>	Input Load Current	1		±0.5		±0.5	μA	V <sub>CC</sub> =V <sub>CC</sub> Max V <sub>IN</sub> =V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1		±0.5		±0.5	μA	V <sub>CC</sub> =V <sub>CC</sub> Max V <sub>OUT</sub> =V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,3,6	20	100	20	100	μA	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max CE#=RP#=V <sub>CC</sub> ±0.2V
			1	4	1	4	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max CE#=RP#=V <sub>IH</sub>
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		15		15	μA	RP#=GND±0.2V I <sub>OUT</sub> (STS)=0mA
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,5,6		25		25	mA	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max, CE#=GND f=5MHz, I <sub>OUT</sub> =0mA
				30		30	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max, CE#=V <sub>IL</sub> f=5MHz, I <sub>OUT</sub> =0mA
I <sub>CCW</sub>	V <sub>CC</sub> Write Current (Multi) W/B Write or Set Block Lock Bit)	1,7		17	—	—	mA	V <sub>PP</sub> =2.7V-3.6V
				17		17	mA	V <sub>PP</sub> =3.3V±0.3V
				17		17	mA	V <sub>PP</sub> =5.0V±10%
I <sub>CCE</sub>	V <sub>CC</sub> Erase Current (Block Erase, Full Chip Erase, Clear Block Lock Bits)	1,7		17	—	—	mA	V <sub>PP</sub> =2.7V-3.6V
				17		17	mA	V <sub>PP</sub> =3.3V±0.3V
				17		17	mA	V <sub>PP</sub> =5.0V±10%
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Write or Block Erase Suspend Current	1,2	1	6	1	6	mA	CE#=V <sub>IH</sub>
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1	±2	±15	±2	±15	μA	V <sub>PP</sub> ≤V <sub>CC</sub>
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1	10	200	10	200	μA	V <sub>PP</sub> >V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1	0.1	5	0.1	5	μA	RP#=GND±0.2V
I <sub>PPW</sub>	V <sub>PP</sub> Write Current (Multi) W/B Write or Set Block Lock Bit)	1,7		80	—	—	mA	V <sub>PP</sub> =2.7V-3.6V
				80		80	mA	V <sub>PP</sub> =3.3V±0.3V
				80		80	mA	V <sub>PP</sub> =5.0V±10%
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current (Block Erase, Full Chip Erase, Clear Block Lock Bits)	1,7		40	—	—	mA	V <sub>PP</sub> =2.7V-3.6V
				40		40	mA	V <sub>PP</sub> =3.3V±0.3V
				40		40	mA	V <sub>PP</sub> =5.0V±10%
I <sub>PPWS</sub> I <sub>PPES</sub>	V <sub>PP</sub> Write or Block Erase Suspend Current	1	10	200	10	200	μA	V <sub>PP</sub> =V <sub>PPH1/2/3</sub>

### DC Characteristics (Continued)

Sym.	Parameter	Notes	V <sub>CC</sub> =2.7V		V <sub>CC</sub> =3.3V		Unit	Test Conditions
			Min.	Max.	Min.	Max.		
V <sub>IL</sub>	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.0	V <sub>CC</sub> +0.5	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	3,7		0.4		0.4	V	V <sub>CC</sub> =V <sub>CC</sub> Min I <sub>OL</sub> =2mA
V <sub>OH1</sub>	Output High Voltage (TTL)	3,7	2.4		2.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min I <sub>OH</sub> =-2.5mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	3,7	0.85		0.85		V	V <sub>CC</sub> =V <sub>CC</sub> Min I <sub>OH</sub> =-2.5μA
			V <sub>CC</sub>		V <sub>CC</sub>		V	V <sub>CC</sub> =V <sub>CC</sub> Min I <sub>OH</sub> =-100μA
V <sub>PPK</sub>	V <sub>PP</sub> Lockout Voltage during Normal Operations	4,7		1.5		1.5	V	
V <sub>PPH1</sub>	V <sub>PP</sub> Voltage during Write or Erase Operations		2.7	3.6	—	—	V	
V <sub>PPH2</sub>	V <sub>PP</sub> Voltage during Write or Erase Operations		3.0	3.6	3.0	3.6	V	
V <sub>PPH3</sub>	V <sub>PP</sub> Voltage during Write or Erase Operations		4.5	5.5	4.5	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		2.0		2.0		V	

#### NOTES:

- All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>CC</sub> voltage and T<sub>A</sub>=+25°C. These currents are valid for all product versions (packages and speeds).
- I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or byte written while in erase suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>, respectively.
- Includes STS.
- Block erases, full chip erases, (multi) word/byte writes and block lock-bit configurations are inhibited when V<sub>PP</sub> ≤ V<sub>PPK</sub>, and not guaranteed in the range between V<sub>PPK</sub>(max) and V<sub>PPH1</sub>(min), between V<sub>PPH1</sub>(max) and V<sub>PPH2</sub>(min), between V<sub>PPH2</sub>(max) and V<sub>PPH3</sub>(min) and above V<sub>PPH3</sub>(max).
- Automatic Power Savings (APS) reduces typical I<sub>CCR</sub> to 3mA at 2.7V and 3.3V V<sub>CC</sub> in static operation.
- CMOS inputs are either V<sub>CC</sub>±0.2V or GND±0.2V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- Sampled, not 100% tested.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS<sup>(1)</sup>

$V_{CC}=2.7V-3.6V, T_A=0^{\circ}C \text{ to } +70^{\circ}C$

Versions <sup>(4)</sup>			LH28F160S3-L120		LH28F160S3-L150		Unit
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	
$t_{AVAV}$	Read Cycle Time		120		150		ns
$t_{AVOQ}$	Address to Output Delay			120		150	ns
$t_{ELOV}$	CE# to Output Delay	2		120		150	ns
$t_{PHOV}$	RP# High to Output Delay			600		600	ns
$t_{GLOV}$	OE# to Output Delay	2		50		55	ns
$t_{ELOZ}$	CE# to Output in Low Z	3	0		0		ns
$t_{EHOZ}$	CE# High to Output in High Z	3		50		55	ns
$t_{GLOZ}$	OE# to Output in Low Z	3	0		0		ns
$t_{GHOZ}$	OE# High to Output in High Z	3		20		25	ns
$t_{OH}$	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
$t_{FLQV}$ $t_{EHQV}$	BYTE# to Output Delay	3		120		150	ns
$t_{ELOZ}$	BYTE# to Output in High Z	3		30		40	ns
$t_{ELFL}$ $t_{ELFH}$	CE# Low to BYTE# High or Low	3		5		5	ns

**NOTE:**

See 3.3V  $V_{CC}$  Read-Only Operations for notes 1 through 4.

$V_{CC}=3.3V\pm 0.3V, T_A=0^{\circ}C \text{ to } +70^{\circ}C$

Versions <sup>(4)</sup>			LH28F160S3-L100		LH28F160S3-L130		Unit
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	
$t_{AVAV}$	Read Cycle Time		100		130		ns
$t_{AVOQ}$	Address to Output Delay			100		130	ns
$t_{ELOV}$	CE# to Output Delay	2		100		130	ns
$t_{PHOV}$	RP# High to Output Delay			600		600	ns
$t_{GLOV}$	OE# to Output Delay	2		45		50	ns
$t_{ELOZ}$	CE# to Output in Low Z	3	0		0		ns
$t_{EHOZ}$	CE# High to Output in High Z	3		50		55	ns
$t_{GLOZ}$	OE# to Output in Low Z	3	0		0		ns
$t_{GHOZ}$	OE# High to Output in High Z	3		20		25	ns
$t_{OH}$	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
$t_{FLQV}$ $t_{EHQV}$	BYTE# to Output Delay	3		100		130	ns
$t_{ELOZ}$	BYTE# to Output in High Z	3		30		40	ns
$t_{ELFL}$ $t_{ELFH}$	CE# Low to BYTE# High or Low	3		5		5	ns

**NOTES:**

1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.
2. OE# may be delayed up to  $t_{ELQV}-t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ .
3. Sampled, not 100% tested.
4. See Ordering Information for device speeds (valid operational combinations).




Figure 21. AC Waveform for Read Operations

## LH28F160S3-L10/13 Smart 3 Flash MEMORY




Figure 22. BYTE# Timing Waveforms

### 6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS<sup>(1)</sup>

$V_{CC}=2.7V-3.6V, T_A=0^{\circ}C \text{ to } +70^{\circ}C$

Sym.	Parameter	Notes	Versions <sup>(5)</sup>		Unit
			LH28F160S3-L120	LH28F160S3-L150	
$t_{AVAV}$	Write Cycle Time		120	150	ns
$t_{PHWL}$	RP# High Recovery to WE# Going Low	2	1	1	$\mu s$
$t_{ELWL}$	CE# Setup to WE# Going Low		10	10	ns
$t_{WLWH}$	WE# Pulse Width		50	50	ns
$t_{SHWH}$	WP# $V_{IH}$ Setup to WE# Going High	2	100	100	ns
$t_{VPWH}$	$V_{PP}$ Setup to WE# Going High	2	100	100	ns
$t_{AVWH}$	Address Setup to WE# Going High	3	50	50	ns
$t_{DVWH}$	Data Setup to WE# Going High	3	50	50	ns
$t_{WHDX}$	Data Hold from WE# High		5	5	ns
$t_{WHAX}$	Address Hold from WE# High		5	5	ns
$t_{WHEH}$	CE# Hold from WE# High		10	10	ns
$t_{WHWL}$	WE# Pulse Width High		30	30	ns
$t_{WHRL}$	WE# High to STS Going Low			100	ns
$t_{WHGL}$	Write Recovery before Read		0	0	ns
$t_{QVVI}$	$V_{PP}$ Hold from Valid SRD, STS High Z	2,4	0	0	ns
$t_{QVSL}$	WP# $V_{IH}$ Hold from Valid SRD, STS High Z	2,4	0	0	ns

**NOTE:**

See 3.3V  $V_{CC}$  WE#-Controlled Writes for notes 1 through 5.

$V_{CC}=3.3V \pm 0.3V, T_A=0^{\circ}C \text{ to } +70^{\circ}C$

Sym.	Parameter	Notes	Versions <sup>(5)</sup>		Unit
			LH28F160S3-L100	LH28F160S3-L130	
$t_{AVAV}$	Write Cycle Time		100	130	ns
$t_{PHWL}$	RP# High Recovery to WE# Going Low	2	1	1	$\mu s$
$t_{ELWL}$	CE# Setup to WE# Going Low		10	10	ns
$t_{WLWH}$	WE# Pulse Width		50	50	ns
$t_{SHWH}$	WP# $V_{IH}$ Setup to WE# Going High	2	100	100	ns
$t_{VPWH}$	$V_{PP}$ Setup to WE# Going High	2	100	100	ns
$t_{AVWH}$	Address Setup to WE# Going High	3	50	50	ns
$t_{DVWH}$	Data Setup to WE# Going High	3	50	50	ns
$t_{WHDX}$	Data Hold from WE# High		5	5	ns
$t_{WHAX}$	Address Hold from WE# High		5	5	ns
$t_{WHEH}$	CE# Hold from WE# High		10	10	ns
$t_{WHWL}$	WE# Pulse Width High		30	30	ns
$t_{WHRL}$	WE# High to STS Going Low			100	ns
$t_{WHGL}$	Write Recovery before Read		0	0	ns
$t_{QVVI}$	$V_{PP}$ Hold from Valid SRD, STS High Z	2,4	0	0	ns
$t_{QVSL}$	WP# $V_{IH}$ Hold from Valid SRD, STS High Z	2,4	0	0	ns

**NOTES:**

1. Read timing characteristics during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
2. Sampled, not 100% tested.
3. Refer to Table 4 for valid  $A_{IN}$  and  $D_{IN}$  for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.
4.  $V_{PP}$  should be held at  $V_{PPH1/2/3}$  until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success (SR.1/3/4/5=0).
5. See Ordering Information for device speeds (valid operational combinations).



## LH28F160S3-L10/13 Smart 3 Flash MEMORY




Figure 23. AC Waveform for WE#-Controlled Write Operations

### 6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES<sup>(1)</sup>

$V_{CC}=2.7V-3.6V, T_A=0^{\circ}C$  to  $+70^{\circ}C$

Sym.	Parameter	Notes	Versions <sup>(5)</sup>		Unit		
			LH28F160S3-L120	LH28F160S3-L150			
			Min.	Max.	Min.	Max.	
$t_{AVAV}$	Write Cycle Time		120		150		ns
$t_{PHEI}$	RP# High Recovery to CE# Going Low	2	1		1		$\mu s$
$t_{WLEI}$	WE# Setup to CE# Going Low		0		0		ns
$t_{ELEH}$	CE# Pulse Width		70		70		ns
$t_{SHEH}$	WP# $V_{IH}$ Setup to CE# Going High	2	100		100		ns
$t_{VPEH}$	$V_{PP}$ Setup to CE# Going High	2	100		100		ns
$t_{AVEH}$	Address Setup to CE# Going High	3	50		50		ns
$t_{DVEH}$	Data Setup to CE# Going High	3	50		50		ns
$t_{EHDX}$	Data Hold from CE# High		5		5		ns
$t_{EHAX}$	Address Hold from CE# High		5		5		ns
$t_{EHWL}$	WE# Hold from CE# High		0		0		ns
$t_{EHEI}$	CE# Pulse Width High		25		25		ns
$t_{EHLI}$	CE# High to STS Going Low			100		100	ns
$t_{EHGL}$	Write Recovery before Read		0		0		ns
$t_{QVVI}$	$V_{PP}$ Hold from Valid SRD, STS High Z	2,4	0		0		ns
$t_{QVSL}$	WP# $V_{IH}$ Hold from Valid SRD, STS High Z	2,4	0		0		ns

**NOTE:**

See 3.3V  $V_{CC}$  Alternative CE#-Controlled Writes for notes 1 through 5.

$V_{CC}=3.3V\pm 0.3V, T_A=0^{\circ}C$  to  $+70^{\circ}C$

Sym.	Parameter	Notes	Versions <sup>(5)</sup>		Unit		
			LH28F160S3-L100	LH28F160S3-L130			
			Min.	Max.	Min.	Max.	
$t_{AVAV}$	Write Cycle Time		100		130		ns
$t_{PHEI}$	RP# High Recovery to CE# Going Low	2	1		1		$\mu s$
$t_{WLEI}$	WE# Setup to CE# Going Low		0		0		ns
$t_{ELEH}$	CE# Pulse Width		70		70		ns
$t_{SHEH}$	WP# $V_{IH}$ Setup to CE# Going High	2	100		100		ns
$t_{VPEH}$	$V_{PP}$ Setup to CE# Going High	2	100		100		ns
$t_{AVEH}$	Address Setup to CE# Going High	3	50		50		ns
$t_{DVEH}$	Data Setup to CE# Going High	3	50		50		ns
$t_{EHDX}$	Data Hold from CE# High		5		5		ns
$t_{EHAX}$	Address Hold from CE# High		5		5		ns
$t_{EHWL}$	WE# Hold from CE# High		0		0		ns
$t_{EHEI}$	CE# Pulse Width High		25		25		ns
$t_{EHLI}$	CE# High to STS Going Low			100		100	ns
$t_{EHGL}$	Write Recovery before Read		0		0		ns
$t_{QVVI}$	$V_{PP}$ Hold from Valid SRD, STS High Z	2,4	0		0		ns
$t_{QVSL}$	WP# $V_{IH}$ Hold from Valid SRD, STS High Z	2,4	0		0		ns

**NOTES:**

1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold and inactive WE# times should be measured relative to the CE# waveform.
2. Sampled, not 100% tested.
3. Refer to Table 4 for valid  $A_{IN}$  and  $D_{IN}$  for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.
4.  $V_{PP}$  should be held at  $V_{PPH1/2/3}$  until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success (SR.1/3/4/5=0).
5. See Ordering Information for device speeds (valid operational combinations).

## LH28F160S3-L10/13 Smart 3 Flash MEMORY




Figure 24. Alternate AC Waveform for CE#-Controlled Write Operations

### 6.2.7 RESET OPERATIONS




Figure 25. AC Waveform for Reset Operation

Reset AC Specifications<sup>(1)</sup>

Symbol	Parameter	Notes	V <sub>CC</sub> =2.7V		V <sub>CC</sub> =3.3V		Unit
			Min.	Max.	Min.	Max.	
t <sub>PLPH</sub>	RP# Pulse Low Time (If RP# is tied to V <sub>CC</sub> , this specification is not applicable)		100		100		ns
t <sub>PLRH</sub>	RP# Low to Reset during Block Erase, Full Chip Erase, (Multi) Word/Byte Write or Block Lock-Bit Configuration	2,3		20		20	μs
t <sub>23VPH</sub>	V <sub>CC</sub> at 2.7V to RP# High V <sub>CC</sub> at 3.0V to RP# High	4		50		50	μs

**NOTES:**

1. These specifications are valid for all product versions (packages and speeds).
2. If RP# is asserted while a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is not executing, the reset will complete within 100ns.
3. A reset time, t<sub>PHQV</sub>, is required from the latter of STS going High Z or RP# going high until outputs are valid.
4. When the device power-up, holding RP# low minimum 100ns is required after V<sub>CC</sub> has been in predefined range and also has been in stable there.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 6.2.8 BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE AND BLOCK LOCK-BIT CONFIGURATION PERFORMANCE<sup>(3,4)</sup>

$V_{CC}=2.7V-3.6V$ ,  $T_A=0^{\circ}C$  to  $+70^{\circ}C$

Sym.	Parameter	Notes	$V_{PP}=2.7V-3.6V$			$V_{PP}=3.0V-3.6V$			$V_{PP}=4.5V-5.5V$			Unit
			Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	
$t_{WHQV1}$ $t_{EHQV1}$	Word/Byte Write Time (using W/B write, in word mode)	2		22.17	TBD		22.17	TBD		13.2	TBD	$\mu s$
$t_{WHQV1}$ $t_{EHQV1}$	Word/Byte Write Time (using W/B write, in byte mode)	2		19.89	TBD		19.89	TBD		13.2	TBD	$\mu s$
	Word/Byte Write Time (using multi word/byte write)	2		5.76	TBD		5.76	TBD		2.76	TBD	$\mu s$
	Block Write Time (using W/B write, in word mode)	2		0.91	TBD		0.91	TBD		0.44	TBD	sec
	Block Write Time (using W/B write, in byte mode)	2		1.63	TBD		1.63	TBD		0.87	TBD	sec
	Block Write Time (using multi word/byte write)	2		0.37	TBD		0.37	TBD		0.18	TBD	sec
$t_{WHQV2}$ $t_{EHQV2}$	Block Erase Time	2		0.56	TBD		0.56	TBD		0.42	TBD	sec
	Full Chip Erase Time			17.9	TBD		17.9	TBD		13.3	TBD	sec
$t_{WHQV3}$ $t_{EHQV3}$	Set Block Lock-Bit Time	2		22.17	TBD		22.17	TBD		13.2	TBD	$\mu s$
$t_{WHQV4}$ $t_{EHQV4}$	Clear Block Lock-Bits Time	2		0.56	TBD		0.56	TBD		0.42	TBD	sec
$t_{WHRH1}$ $t_{EHRH1}$	Write Suspend Latency Time to Read			7.24	10.2		7.24	10.2		6.73	9.48	$\mu s$
$t_{WHRH2}$ $t_{EHRH2}$	Erase Suspend Latency Time to Read			15.5	21.5		15.5	21.5		12.54	17.54	$\mu s$

**NOTE:**

See 3.3V  $V_{CC}$  Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Performance for notes 1 through 4.

$V_{CC}=3.3V\pm 0.3V$ ,  $T_A=0^\circ C$  to  $+70^\circ C$

Sym.	Parameter	Notes	$V_{pp}=3.0V-3.6V$			$V_{pp}=4.5V-5.5V$			Unit
			Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	
$t_{WHQV1}$ $t_{EHQV1}$	Word/Byte Write Time (using W/B write, in word mode)	2		21.75	TBD		12.95	TBD	$\mu s$
$t_{WHQV1}$ $t_{EHQV1}$	Word/Byte Write Time (using W/B write, in byte mode)	2		19.51	TBD		12.95	TBD	$\mu s$
	Word/Byte Write Time (using multi word/byte write)	2		5.66	TBD		2.7	TBD	$\mu s$
	Block Write Time (using W/B write, in word mode)	2		0.89	TBD		0.43	TBD	sec
	Block Write Time (using W/B write, in byte mode)	2		1.6	TBD		0.85	TBD	sec
	Block Write Time (using multi word/byte write)	2		0.36	TBD		0.18	TBD	sec
$t_{WHQV2}$ $t_{EHQV2}$	Block Erase Time	2		0.55	TBD		0.41	TBD	sec
	Full Chip Erase Time			17.6	TBD		13.1	TBD	sec
$t_{WHQV3}$ $t_{EHQV3}$	Set Block Lock-Bit Time	2		21.75	TBD		12.95	TBD	$\mu s$
$t_{WHQV4}$ $t_{EHQV4}$	Clear Block Lock-Bits Time	2		0.55	TBD		0.41	TBD	sec
$t_{WHRH1}$ $t_{EHRH1}$	Write Suspend Latency Time to Read			7.1	10		6.6	9.3	$\mu s$
$t_{WHRH2}$ $t_{EHRH2}$	Erase Suspend Latency Time to Read			15.2	21.1		12.3	17.2	$\mu s$


**NOTES:**

1. Typical values measured at  $T_A=+25^\circ C$  and nominal voltages. Assumes corresponding block lock-bits are not set. Subject to change based on device characterization.
2. Excludes system-level overhead.
3. These performance numbers are valid for all speed versions.
4. Sampled but not 100% tested.

## LH28F160S3-L10/13 Smart 3 Flash MEMORY

### 7 ADDITIONAL INFORMATION

#### 7.1 Ordering Information



Option	Order Code	Valid Operational Combinations	
		V <sub>CC</sub> =2.7-3.6V 50pF load, 1.35V I/O Levels	V <sub>CC</sub> =3.3±0.3V 50pF load, 1.5V I/O Levels
1	LH28F160S3XX-L10	LH28F160S3-L120	LH28F160S3-L100
2	LH28F160S3XX-L13	LH28F160S3-L150	LH28F160S3-L130



LH28Fxxx FLASH MEMORY FLASH NON-VOLATILE MEMORY FLASH E2ROM FLASH ROM  
READ ONLY MEMORY ETOX LH28F160S3-L 16M(2Mx8/1Mx16) Smart3 Voltage