SHARP Ver.1.0

Limited useage of LH28F004SU/LH28F400SU(In the case of 8bit configuration)


Programmingproblem at command and data

We observed some operation error when you write command and data in following timing.

- · Same timming of CE# High and WE# High
- · WE# High is succeeded by CE# High

Particularly device does not latch the A10(LH28F004SU),or A-1(LH28F400SU) at 2nd bus sysle/3rd bus

When you provide more than 10nsec margin from WE# High to CE# High, device can work well.



Recommended timming chart to avoid miss operation

Sharp's Proposal to avoid miss operation

When you write commandand data, please follow below operation.

When you hold CE# to low, you write command and data using WE# trigger. At that time, please provide more than 10nsec margin from WE# High to CE# High. This margin can achieved by circuit addition such as CR delay circuit.



LH28F400SUHE-NC80 4 Mbit (512 Kbit x 8, 256 Kbit x 16) 5V Single Voltage Flash Memory

CONTENTS	PAGE	CONTENTS	PAGE
FEATURES	2	6.0 ELECTRICAL SPECIFICATIONS	
		6.1 Absolute Maximum Ratings	
1.0 INTRODUCTION		6.2 Capacitance	
1.1 Product Overview	3	6.3 Timing Nomenclature	
		6.4 DC Characteristics	27
2.0 DEVICE PINOUT		6.5 AC Characteristics-Read Only	
2.1 Lead Descriptions	6	Operations	
		6.6 Power-Up and Reset Timings	32
3.0 MEMORY MAPS	8	6.7 AC Characteristics for WE# -	
		Controlled Command Write	
4.0 BUS OPERATIONS, COMMANDS		Operations	33
STATUS REGISTER DEFINITIONS	9	6.8 AC Characteristics for CE# -	
4.1 Bus Operations for Word-Wide		Controlled Command Write	
mode (Byte# = V _ℍ)	9	Operations	35
4.2 Bus Operations for Byte-Wide		6.9 Erase and Word/Byte Write	
mode (Byte# = V _{iL})	9	Performance	37
4.3 LH28F008SA-Compatible Mode			
Command Bus Definitions	10	7.0 PACKAGE AND PACKING	
4.4 LH28F400SUHE-NC80 -Perform	nance	SPECIFICATIONS	38
Enhancement Command Bus			
Definitions	11		
4.5 Compatible Status Register	12		
5.0 4M FLASH MEMORY SOFTWARE			
ALGORITHMS	13		
5.1 Overview	13		
5.2 4M Flash Memory Algorithm			
Flowcharts	14		



LH28F400SUHE-NC80 4 MBIT (512 KBIT x 8, 256 KBIT x 16) 5V SINGLE VOLTAGE FLASH MEMORY

FEATURES

- 32 Independently Lockable Blocks
- 10,000 Erase Cycles per Block
- 5V Write/Erase Operation (5V V_{PP})
 - No Requirement for DC/DC Converter to Write/Erase
- User-Configurable x8 or x16 Operation
- 80 ns Maximum Access Time $(V_{cc} = 5.0V \pm 0.5V)$
- Automated Byte Write/Block Erase
 - Command User Interface
 - Status Register
 - RY/BY# Status Output
- 48-Lead, 1.2mm x 14mm x 20mm TSOP Package

- System Performance Enhancement
 - Erase Suspend for Read
 - Two-Byte Write
 - Full Chip Erase
- Data Protection
 - Hardware Erase/Write Lockout during Power Transitions
 - Software Erase/Write Lockout
- Independently Lockable for Write/Erase on Each Block (Lock Block & Protect Set/ Reset)
- 5 μA (Typ.) I_{cc} in CMOS Standby
- 0.2 µA (Typ.) Deep Power-Down
- State-of-the-Art 0.45 μm ETOX[™] Flash Technology
- Extended Temperature Operation
 - -40°C to +85°C
- · Not designed or rated as radiation hardened

Sharp's LH28F400SUHE-NC80 4-Mbit Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5V single voltage operation and very high read/write performance, the LH28F400SUHE-NC80 is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F400SUHE-NC80's independently lockable 32 symmetrical blocked architecture (16-Kbyte each) extended cycling, low power operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for Cellular phone, Facsimile, Game, PC, Printer and Handy terminal. The LH28F400SUHE-NC80's single power supply operation enables the design of memory cards which can be read/written in 5.0V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.45 μm ETOX[™] process technology, the LH28F400SUHE-NC80 is the most cost-effective, high-density 5.0V flash memory.

* ETOX is a trademark of Intel corporation.



1.0 INTRODUCTION

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications.

1.1 Product Overview

The LH28F400SUHE-NC80 is a high performance 4-Mbit (4,194,304 bit) block erasable non-volatile random access memory organized as either 256 Kword x 16 or 512 Kbyte x 8. The LH28F400SUHE-NC80 includes thirty-two 16 KB (16,384) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F400SUHE-NC80:

- 5V Read, Write/Erase Operation (5V V_{CC}, V_{PP})
- Low Power Capability
- · Improved Write Performance
- Dedicated Block Write/Erase Protection
- Command-Controlled Memory Protection Set/Reset Capability

The LH28F400SUHE-NC80 will be available in a 48-lead, 1.2mm thick, 12mm x 20mm TSOP type 1 package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8-Mbit Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- · Software Locking of Memory Blocks
- · Memory Protection Set/Reset Capability
- Two-Byte Serial Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed typically within 13 μ sec per byte or within 20 μ sec per word. A Block Erase operation erases one of the 32 blocks in typically 0.6 sec, independent of the other blocks.

LH28F400SUHE-NC80 allows to erase all unlocked blocks. It is desirable in case of which you have to implement Erase operation max. 32 times.

Only in x8 mode, LH28400SUHE-NC80 enables Two-Byte serial Write which is operated by three times command input. Writing of memory data is performed typically within 20 µsec per two-byte. This feature can improve 8-bit system write performance by up to typically 10 µsec per byte.

All operations are started by a sequence of Write commands to the device. Status Register (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

Same as the LH28F008SA, LH28F400SUHE-NC80 requires an operation to complete before the next operation can be requested, also it allows to suspend block erase to read data from any other block, and allow to resume erase operation.

The LH28F400SUHE-NC80 provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable OS or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F400SUHE-NC80 has a software controlled master Write Protect circuit which prevents any modifications to memory blocks whose lock-bits are set.

When the device power-up or RP# turns High, Write Protect Set/Confirm command must be written. Otherwise, all lock bits in the device remain being locked, can't perform the Write to each block and single Block Erase. Write Protect Set/Confirm command must be written to reflect the actual lock status. However, when the device power-on or RP# turns High, Erase All Unlocked Blocks can be used. If used, Erase is performed with reflecting actual lock status, and after that Write and Block Erase can be used.

SHARP

The LH28F400SUHE-NC80 contains a Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F400SUHE-NC80 from a LH28F008SA-based design.

The LH28F400SUHE-NC80 incorporates an open drain RY/BY# output pin. This feature allows the user to ORtie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F400SUHE-NC80 is specified for a maximum access time of 80 nsec ($t_{\rm acc}$) at 5V operation (4.5 to 5.5V) over the commercial temperature range (-40 to +85°C).

The LH28F400SUHE-NC80 incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical I_{cc} current is 2 mA at 5.0V.

A Deep Power-Down mode of operation is invoked when the RP# (called PWD# on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power down mode. This mode brings the device power consumption to less than 8 μA, and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. A recovery time of 480ns is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR register is cleared.

A CMOS Standby mode of operation is enabled when CE# transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device draws an I_{cc} standby current of 15 μ A.

2.0 DEVICE PINOUT

The LH28F400SUHE-NC80 48-Lead TSOP Type !

pinout configuration is shown in Figure 2.






Figure 1. LH28F400SUHE-NC80 Block Diagram



2.1 Lead Descriptions

Symbol	Type	Name and Function
DQ ₁₅ /A ₋₁	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the DQ ₁₅ /A ₋₁ input buffer is turned off when BYTE# is high).
A ₀ -A ₁₂	INPUT	WORD-SELECT ADDRESSES: Select a word within one 16-Kbyte block. These addresses are latched during Data Writes.
A ₁₃ -A ₁₇	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ ₀ -DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ ₈ -DQ ₁₅	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled. DQ ₁₅ /A ₋₁ is address.
CE#	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. CE# must be low to select the device.
RP#	INPUT	RESET/POWER-DOWN: With RP# low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the power transition is occurred, or the power on/off, RP# is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 480 ns is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. When the WSM is ready for new operation or Erase is Suspended, or the device is in deep power-down mode RY/BY# pin is floated.
BYTE#	INPUT	BYTE ENABLE: BYTE# low places device in x8 mode. All data is then input or output on DQ_{0-7} , and DQ_{8-15} float. Address A-1 selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A-1 input buffer. Address A ₀ , then becomes the lowest order address.
VPP	SUPPLY	ERASE/WRITE POWER SUPPLY (5.0V ± 0.5V): For erasing memory array blocks or writing words/bytes into the flash array.
/cc	SUPPLY	DEVICE POWER SUPPLY (3.3V ± 0.3V): Do not leave any power pins floating.
AND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
1C		NO CONNECT: No internal connection to die, lead may be driven or left floating.




Figure 2. TSOP Configuration




Figure 3. LH28F400SUHE-NC80 Memory Map (Byte-wide mode)

^{*} In Byte-wide (x8) mode A_{.1} is the lowest order address. In Word-wide (x16) mode A_{.1} don't care, address values are ignored A_{.1}.



BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

Bus Operations for Word-Wide Mode (Byte#=V,,,) 4.1

Mode	Notes	RP#	CE#	OE#	WE#	A ₀	DQ ₀₋₁₅	RY/BY#
Read	1,2,7	VIH	V _{IL}	VIL	V _{IH}	Х	Dout	Х
Output Disable	1,6,7	V _{IH}	VIL	V _{IH}	V _{IH}	Х	High Z	Х
Standby	1,6,7	V _{IH}	V _{!H}	Х	х	Х	High Z	Х
Deep Power-Down	1,3	V _{IL}	Х	Х	Х	Х	High Z	Voh
Manufacturer ID	4	V _{IH}	VIL	V _{IL}	V _{IH}	V _I L	00B0H	Voh
Device ID	4	VIH	V _{IL}	V _{IL}	V _{IH}	V _{IH}	ID	V _{OH}
Write	1,5,6	V _{IH}	VIL	V _{IH}	VIL	Х	DIN	Х

Bus Operations for Byte-Wide Mode (Byte#=V_n)

Mode	Notes	RP#	CE#	OE#	WE#	A ₀	DQ ₀₋₇	RY/BY#
Read	1,2,7	V _{IH}	V _{IL}	V _{IL}	V _{IH} .	Х	Dout	Х
Output Disable	1,6,7	VIH	VIL	V _{IH}	V _{IH}	Х	High Z	Х
Standby	1,6,7	VIH	ViH	Х	Х	Х	High Z	Х
Deep Power-Down	1,3	V _{IL}	Х	Х	Х	Х	High Z	VoH
Manufacturer ID	4	V _{IH}	- V _{IL}	VIL	V _{IH}	V _{IL}	вон	Voн
Device ID	4	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	ID	Voн
Write	1,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	Х	DIN	Х

NOTES:

- 1. X can be V_{IH} or V_{IL} for address or control pins except for RY/BY#, which is either V_{OL} or V_{OH} .

 2. RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at V_{oL} if it is tied to V_{cC} through a resistor. When the RY/BY# at V_{oL} is independent of OE# while a WSM operation is in progress.
- 3. RP# at GND ± 0.2V ensures the lowest deep power-down current.
- A_n at V_n provide manufacturer ID codes.
- A_o at V_{IH} provide device ID codes. Device ID Code = 21H (x8). Device ID Code = 6621H (x16).
- All other addresses are set to zero.
- 5. Commands for different Erase operations, Data Write operations, and Lock-Block operations can only be successfully completed
- 6. While the WSM is running, RY/BY# in Level-Mode (default) stays at V_{oL} until all operations are complete. RY/BY# goes to V_{oH} when the WSM is not busy or in erase suspend mode.
- 7. RY/BY# may be at Vol while the WSM is busy performing various operations. For example, a status register read during a write
- 8. Only to RP#, V_{H} (Min.) = 2.4V at TTL-level input.

4.3 LH28F008SA-Compatible Mode Command Bus Definitions

	N	Fir	st Bus Cy	cle	Second Bus Cycle		
Command	Notes	Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	Х	FFH	Read	AA	AD
Intelligent Identifier	1	Write	х	90H	Read	IA	D
Read Compatible Status Register	2	Write	Х	70H	Read	X	CSRD
Clear Status Register	3	Write	Х	50H			
Word Write		Write	Х	40H	Write	WA	WD
Alternate Word Write		Write	х	10H	Write	WA	WD
Block Erase/Confirm	4	Write	x	20H	Write	ВА	D0H
Erase Suspend/Resume	4	Write	Х	вон	Write	×	D0H

ADDRESS

DATA

AA = Array Address BA = Block Address IA = Identifier Address WA = Write Address AD = Array Data CSRD = CSR Data ID = Identifier Data WD = Write Data

NOTES:

X = Don't Care

- 1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
- 2. The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.
- 3. Clears CSR.3, CSR.4 and CSR.5. See Status register definitions.
- 4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS=0, WSMS=1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase completed.



4.4 LH28F400SUHE-NC80 -Performance Enhancement Command Bus Definitions

	Mada			First Bus Cycle		Second Bus Cycle			Third Bus Cycle		
Command	Mode	Notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data
Protect Set/Confirm		1,2	Write	Х	57H	Write	0FFH	D0H			
Protect Reset /Confirm		3	Write	Х	47H	Write	0FFH	D0H			
Lock Block/Confirm		1,2,4	Write	×	77H	Write	ВА	DOH			
Erase All Unlocked Blocks		1,2	Write	Х	А7Н	Write	х	D0H			
Two-Byte Write	x8	1,2,5	Write	x	FBH	Write	A -1	WD(L,H)	Write	WA	WD(H,L)

ADDRESS

DATA

BA = Block Address

AD = Array Data

WA = Write Address

WD (L.H) = Write Data (Low, High)

WD (H.L) = Write Data (High, Low)

X = Don't Care

NOTES:

- 1. After initial device power-up, or return from deep power-down mode, the block lock status bits default to the locked state independent of the data in the corresponding lock bits. In order to upload the lock bit status, it requires to write Protect Set/Confirm command.
- 2. To reflect the actual lock-bit status, the Protect Set/Confirm command must be written after Lock Block/Confirm command.
- 3. When Protect Reset/Confirm command is written, all blocks can be written and erased regardless of the state of the lock-bits.
- 4. The Lock Block/Confirm command must be written after Protect Reset/Confirm command was written.
- 5. A_{.1} is automatically complemented to load second byte of data. A_{.1} value determines which WD is supplied first: A_{.1} = 0 looks at the WDL, A_{.1} = 1 looks at the WDH. In word-wide (x16) mode A_{.1} don't care.
- 6. Second bus cycle address of Protect Set/Confirm and Protect Reset/Confirm command is 0FFH. Specifically A₉-A₈ = 0, A₇-A₀ = 1, others are don't care.



4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

NOTES:

CSR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

RY/BY# output or WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.

CSR.6 = ERASE-SUSPEND STATUS (ESS)

1 = Erase Suspended

0 = Erase in Progress/Completed

CSR.5 = ERASE STATUS (ES)

1 = Error in Block Erasure

0 = Successful Block Erase

CSR.4 = DATA-WRITE STATUS (DWS)

1 = Error in Data Write

0 = Data Write Successful

 $CSR.3 = V_{PP} STATUS (VPPS)$

 $1 = V_{PP}$ Low Detect, Operation Abort

 $0 = V_{PP} OK$

If DWS and ES are set to "1" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.

The VPPS bit, unlike an A/D converter, does not provide continuous indication of V_{pp} level. The WSM interrogates V_{pp} 's level only after the Data-Write or Erase command sequences have been entered, and informs the system if V_{pp} has not been switched on. VPPS is not guaranteed to report accurate feedback between V_{ppL} and V_{ppH} .

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use and should be masked out when polling the CSR.



5.0 4M FLASH MEMORY SOFTWARE ALGORITHMS

5.1 Overview

With the advanced Command User Interface, its Performance Enhancement commands and Status Registers, the software code required to perform a given operation may become more intensive but it will result in much higher write/erase performance compared with current flash memory architectures.

The software flowcharts describing how a given operation proceeds are shown here. Figures 5-1 through 5-3 depict flowcharts using the 2nd generation flash device in the LH28F008SA-compatible mode. Figures 5-4 through 5-9 depict flowcharts using the 2nd generation flash device's performance enhancement commands mode.

When the device power-up or the device is reset by RP# pin, all blocks come up locked. Therefore, Word/Byte Write, Two Byte Serial Write and Block Erase can not be performed in each block. However, at that time, Erase All Unlocked Block is performed normally, if used; and reflect actual lock status, also the unlocked block data is erased. When the device power-up or the device is reset by RP# pin, Set Write Protect command must be written to reflect actual block lock status.

Reset Write Protect command must be written before Write Block Lock command. To reflect actual block lock status, Set Write Protect command is succeeded.

The Compatible Status Register (CSR) is used to determine which blocks are locked. In order to see Lock Status of a certain block, a Word/Byte Write command (WA=Block Address, WD=FFH) is written to the CUI, after issuing Set Write Protect command. If CSR7, CSR5 and CSR4 (WSMS, ES and DWS) are set to "1"s, the block is locked. If CSR7 is set to "1", the block is not locked.

Reset Write Protect command enables Write/Erase operation to each block.

In the case of Block Erase is performed, the block lock information is also erased. Block Lock command and Set Write Protect command must be written to prohibit Write/Erase operation to each block.

There are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified in Chapter 4 "Command Bus Definitions". Sharp reserved the right to redefine these codes for future functions.

Please do not execute reprogramming 0 for the bit which has already been programed 0. Overwrite operation may generate unerasable bit. In case of reprogramming 0 to the Byte data which has been programed 1.

- · Program 0 for the bit in which you want to change data from 1 to 0.
- · Program 1 for the bit which has already been programed 0.


For example, changing Byte data from 1011 1101 to 1011 1100 requires 1111 1110 programing.

5.2 4M Flash Memory Algorithm Flowcharts

The following flowcharts describe the 2nd generation flash device modes of operation:

Figure 5-1	Word/Byte Writes with Compatible Status Register
Figure 5-2	Block Erase with Compatible Status Register
Figure 5-3	Erase Suspend to Read Array with Compatible Status Register
Figure 5-4	Block Locking Scheme
Figure 5-5	Updating Data in a Locked Block
Figure 5-6	Two-Byte Serial Writes with Compatible Status Registers
Figure 5-7	Erase All Unlocked Blocks with Compatible Status Registers
Figure 5-8	Set Write Protect
Figure 5-9	Reset Write Protect





Bus Operation	Command	Comments
Write	Word/Byte Write	D = 40H or 10H A = X
Write		D = WD A = WA
Read		Q = CSRD Toggle CE# or OE# to update CSRD. A = X
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy
		


Repeat for subsequent Word/Byte Writes.

CSR Full Status Check can be done after each Word/Byte Write, or after a sequence of Word/Byte Writes.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.


CSR FULL STATUS CHECK PROCEDURE



Bus Operation	Command	Comments
Standby		Check CSR.4,5 1 = Data Write Unsuccessful 0 = Data Write Successful
Standby		Check CSR.3 1 = V _{PP} Low Detect 0 = V _{PP} OK

CSR.3,4,5 SHOULD be cleared, if set, before further attempts are initiated.

Figure 5-1. Word/Byte Writes with Compatible Status Register



Bus Operation	Command	Comments
Write	Block Erase	D = 20H A = X
Write	Confirm	D = D0H A = BA
Read		Q = CSRD Toggle CE# or OE# to update CSRD. A = X
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy


Repeat for subsequent Block Erasures.

CSR Full Status Check can be done after each Block Erase, or after a sequence of Block Erasures.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.

CSR FULL STATUS CHECK PROCEDURE



Bus Operation	Command	Comments
Standby		Check CSR.4,5 1 = Erase Error 0 = Erase Successful Both 1 = Command Sequence Error
Standby		Check CSR.3 1 = V _{PP} Low Detect 0 = V _{PP} OK

CSR.3,4,5 SHOULD be cleared, if set, before further attempts are initiated.

Note1. If CSR.3 (VPPS) is set to "1", after clearing CSR.3/4/5,

- (1). Issue Reset WP command,
- (2). Retry Single Block Erase command,
- (3). Set WP command is issued, if necessary.

If CSR.3 (VPPS) is set to "0", after clearing CSR.3/4/5,

(1). Retry Single Block Erase command.

If power is off or RP# is set low during erase operation,

- (1'). Clear CSR.3/4/5 and issue Reset WP command,
- (2'). Retry Single Block Erase command,
- (3'). Set WP command is issued, if necessary.

Figure 5-2. Block Erase with Compatible Status Register





Figure 5-3. Erase Suspend to Read Array with Compatible Status Register



Bus Operation	Command	Comments
Read		Q = CSRD Toggle CE# or OE# to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Reset Write Protect	After Write D = 47H A = X, Write D = D0H A = 0FFH
Read		Q = CSRD Toggle CE# or OE# to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Lock Block	D = 77H A = X
Write	Confirm	D = D0H A = BA
Read		Q = CSRD Toggle CE# or OE# to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Set Write Protect	After Write D = 57H A = X, Write D = D0H A = 0FFH

^{1.} See CSR Full Status Check for Data-Write operation.


If CSR.4,5 is set, as it is command sequence error, SHOULD be cleared before further attempts are initiated.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Definitions for description of codes.

Figure 5-4. Block Locking Scheme






NOTES:

- 1. Use Reset-Write-Protect flowchart. Enable Write/Erase operation to all blocks.
- 2. Use Block-Erase flowchart. Erasing a block clears any previously established lockout for that block.
- 3. Use Set-Write-Protect flowchart. This step re-implements protection to locked blocks.
- 4. Use Word/Byte-Write or 2-Byte-Write flowchart sequences to write data.
- 5. Use Block-Lock flowchart to write lock bit if desired.

Figure 5-5. Updating Data in a Locked Block



(Apply to LH28F400SU , x16/x8 , 48TSOP/56TSOP/44SOP)

Bus Operation	Command	Comments
Read		Q = CSRD Toggle CE# or OE# to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	2-Byte Write	D = FBH A = X
Write		D = WD A-1 = 0 loads low byte of Data Register. A-1 = 1 loads high byte of Data Register. Other Addresses = X
Write		D = WD A = WA Internally, A-1 is automatically complemented to load the alternate byte location of the Data Register.
Read		Q = CSRD Toggle CE# or OE# to update CSRD. 1 = WSM Ready 0 = WSM Busy

1. If CSR.4,5 is set, as it is command sequence error, SHOULD be cleared before further attempts are initiated.


CSR Full Status Check can be done after each 2-Byte Write, or after a sequence of 2-Byte Writes.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.

Figure 5-6. Two-Byte Serial Writes with Compatible Status Registers (LH28F400SU)

21



Bus Operation	Command	Comments
Write	Erase All Unlocked Block	D = A7H A = X
Write	Confirm	D = D0H A = X
Read		Q = CSRD Toggle CE# or OE# to update CSRD. A = X
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy

CSR Full Status Check can be done after Erase All Unlocked Block, or after a sequence of Erasures.


Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.

Note1. If power is off or RP# is set low during erase operation,

- (1). Clear CSR.3/4/5 and issue Reset WP command,
- (2). Retry Erase All Unlocked Block Erase command to erase all blocks, or issue Single Block Erase to erase all of the unlocked blocks in sequence,
- (3). Set WP command is issued, if necessary.

CSR FULL STATUS CHECK PROCEDURE



Bus Operation	Command	Comments
Standby		Check CSR.4,5 1 = Erase Error 0 = Erase Successful Both 1 = Command Sequence Error
Standby		Check CSR.3 1 = V _{PP} Low Detect 0 = V _{PP} OK


CSR.3,4,5 SHOULD be cleared, if set, before further attempts are initiated.

Note 2. If CSR.3 (VPPS) is set to "1", after clearing CSR.3/4/5,

- (1). Issue Reset WP command,
- (2). Retry Erase All Unlocked Block Erase command to erase all blocks, or issue Single Block Erase to erase all of the unlocked blocks in sequence,
- (3). Set WP command is issued, if necessary.

If CSR.3 (VPPS) is set to "0", after clearing CSR.3/4/5, (1). Retry Erase All Unlocked Block Erase command.

Figure 5-7. Erase All Unlocked Blocks with Compatible Status Registers



Bus Operation	Command	Comments
Read		Check CSR.7 1 = WSM Ready 0 = WSM Busy
Write	Set Write Protect	D = 57H A = X
Write	Set Confirm	D = D0H A = 0FFH (A9-A8 = 0, A7-A0 = 1, Others = X)
Read		Check CSR.7 1 = WSM Ready 0 = WSM Busy
Read		Check CSR.4,5 1 = Unsuccessful 0 = Success


1. If CSR.4,5 is set, as it is command sequence error, SHOULD be cleared before further attempts are initiated.

Upon devicce power-up or toggle RP#, Set Write Protect command must be written to reflect the actual lock-bit status.

Write FFH after the last operation to reset device to Read Array Mode.

See Command Bus Cycle notes for description of codes.

Figure 5-8. Set Write Protect



Bus Operation	Command	Comments
Read		Check CSR.7 1 = WSM Ready 0 = WSM Busy
Write	Reset Write Protect	D = 47H A = X
Write	Reset Confirm	D = D0H A = 0FFH (A9-A8 = 0, A7-A0 = 1, Others = X)
Read		Check CSR.7 1 = WSM Ready 0 = WSM Busy
Read		Check CSR.4,5 1 = Unsuccessful 0 = Success

1. If CSR.4,5 is set, as it is command sequence error, SHOULD be cleared before further attempts are initiated.

Reset Write Protect command enables Write/Erase operation to all blocks.

Write FFH after the last operation to reset device to Read Array Mode.

See Command Bus Cycle notes for description of codes.

Figure 5-9. Reset Write Protect



6.0 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

Temperature Under Bias -40°C to + 85°C Storage Temperature - 65°C to + 125°C

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

V_{cc} = 5.0V \pm 0.5V Systems

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
T _A	Operating Temperature, Commercial	1	- 40	85	.c	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	٧	
V _{PP}	V _{PP} Supply Voltage with Respect to GND	2	- 0.2	7.0	V	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	V _{CC} +0.5	V	
1	Current into any Non-Supply Pin			± 30	mA	
lout	Output Short Circuit Current	3		100	mA	

NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is - 0.5V on input/output pins. During transitions, this level may undershoot to - 2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is V_{cc} + 0.5V which, during transitions, may overshoot to V_{cc} + 2.0V for periods < 20 ns. 3. Output shorted for no more than one second. No more than one output shorted at a time.

6.2 Capacitance

For a 5.0V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
C _{IN} Capacitance Looking into an Address/Control Pin		1	7	10	pF	T _A = 25°C, f = 1.0 MHz
	Capacitance Looking into an Address/Control Pin A-1	1	9	12	pF	T _A = 25°C, f = 1.0 MHz
Cout	Capacitance Looking into an Output Pin	1	9	12	рF	T _A = 25°C, f = 1.0 MHz
C _{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications	1		100	pF	For $V_{CC} = 5.0V \pm 0.5V$
	Equivalent Testing Load Circuit Vcc ± 10%			2.5	ns	25Ω transmission line delay

NOTE

1. Sampled, not 100% tested.



6.3 Timing Nomenclature

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

 t_{ce} t_{elov} time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)

t_{GLQV} time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)


t_{Acc} t_{Avov} time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)

 $t_{_{\! AS}}$ $t_{_{\! AVW\!H}}$ time(t) from address (A) valid (V) to WE# (W) going high (H)

 t_{DH} t_{WHDX} time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
Α	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	٧	Valid
E	CE# (Chip Enable)	Х	Driven, but not necessarily valid
G	OE# (Output Enable)	Z	High Impedance
W	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready/Busy#)		
۷.	Any Voltage Level		
5V	V _{CC} at 4.5V Minimum		





AC test inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.

Figure 4. Transient Input/Output Reference Waveform ($V_{cc} = 5.0V$)




Figure 5. Transient Equivalent Testing Load Circuit ($V_{cc} = 5.0V$)

SHARP

6.4 DC-Characteristics

 $V_{cc} = 5.0V \pm 0.5V$, $T_A = -40^{\circ}C$ to $+ 85^{\circ}C$

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{IL}	Input Load Current	1			± 1	μΑ	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
ILO	Output Leakage Current	1			± 10	μA	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
Iccs	V _{CC} Standby Current	1,4		5	15	μΑ	V _{CC} = V _{CC} Max, CE#, RP# = V _{CC} ± 0.2V BYTE# = V _{CC} ± 0.2V or GND ± 0.2V
				1	4	mA	V _{CC} = V _{CC} Max, CE#, RP# = V _{IH} BYTE# = V _{IH} or V _{IL}
ICCD	V _{CC} Deep Power-Down Current	1		0.2	8	μА	RP# = GND ± 0.2V
Iccr1	V _{CC} Read Current	1,3,4	-		60	mA	$\begin{split} &V_{CC} = V_{CC} \text{ Max,} \\ &C\text{MOS: CE\#} = \text{GND} \pm 0.2\text{V} \\ &\text{BYTE\#} = \text{GND} \pm 0.2\text{V or } V_{CC} \pm 0.2\text{V} \\ &\text{Inputs} = \text{GND} \pm 0.2\text{V or } V_{CC} \pm 0.2\text{V,} \\ &\text{TTL: CE\#} = V_{\text{IL}}, \\ &\text{BYTE\#} = V_{\text{IL}} \text{ or } V_{\text{IH}} \\ &\text{Inputs} = V_{\text{IL}} \text{ or } V_{\text{IH}}, \\ &\text{f} = 10 \text{ MHz, } I_{\text{OUT}} = 0 \text{ mA} \end{split}$
ICCR2	V _{CC} Read Current	1,3,4		16	30	mA	$V_{CC} = V_{CC} \text{ Max},$ $CMOS: CE\# = GND \pm 0.2V,$ $BYTE\# = V_{CC} \pm 0.2V \text{ or } GND \pm 0.2V$ $Inputs = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V,$ $TTL: CE\# = V_{IL}$ $BYTE\# = V_{IH} \text{ or } V_{IL}$ $Inputs = V_{IL} \text{ or } V_{IH},$ $f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}$
lccw	V _{CC} Write Current	1		18	35	mA	Word/Byte Write in Progress
ICCE	V _{CC} Block Erase Current	1		18	35	mA	Block Erase in Progress
Icces	V _{CC} Erase Suspend Current	1,2		5	10	mA	CE# =VIH Block Erase Suspended
I _{PPS}	V _{PP} Standby Current	1		± 1	± 10	μΑ	V _{PP} ≤ V _{CC}
IPPD	V _{PP} Deep Power-Down Current	1		0.2	8	μА	RP# = GND ± 0.2V



DC Characteristics (Continued)

 V_{cc} = 5.0V ± 0.5V, T_{A} = -40°C to + 85°C

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IPPR	V _{PP} Read Current	1			200	μA	V _{PP} > V _{CC}
I _{PPW}	V _{PP} Write Current	1		15	35	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress
IPPE	V _{PP} Erase Current	1		20	40	mA	V _{PP} = V _{PPH} , Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1		65	200	μΑ	V _{PP} = V _{PPH} , Block Erase Suspended
V_{IL}	Input Low Voltage		- 0.5		0.8	٧	
V _{iH}	Input High Voltage	5	2.0		V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage				0.45	٧	V _{CC} = V _{CC} Min and I _{OL} = 5.8 mA
V _{OH} 1	Output High Voltage		0.85 V _{CC}			V	I _{OH} = - 2.5 mA V _{CC} = V _{CC} Min
V _{OH} 2			V _{CC} - 0.4			٧	I _{OH} = - 100 μA V _{CC} = V _{CC} Min
V _{PPL}	V _{PP} during Normal Operations		0.0	,	5.5	٧	
V _{PPH}	V _{PP} during Write/ Erase Operations		4.5	5.0	5.5	٧	
V _{LKO}	V _{CC} Erase/Write Lock Voltage		1.4			٧	

- 1. All currents are in RMS unless otherwise noted. Typical values at $V_{cc} = 5.0V$, $V_{pp} = 5.0V$, T = 25°C. These currents are valid for
- all product versions (package and speeds).

 2. I_{cces} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{cces}
- 3. Automatic Power Saving (APS) reduces I_{CCR} to less than 2 mA in Static operation. 4. CMOS Inputs are either $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$. TTL Inputs are either V_{IL} or V_{IH} . 5. Only to RP#, V_{IH} (Min.) = 2.4V at VTTL-level input.

6.5 AC-Characteristics - Read Only Operations(1)

 $V_{cc} = 5.0V \pm 0.5V$, $T_A = -40^{\circ}C$ to +85°C

Symbo	Parameter	Notes	1	1	
tavav	Read Cycle Time	Hotes	Min	Max	Units
tAVGL	Address Setup to OE# Going Low		80		ns
tavov	Address to Output Delay	3	0		ns
tELQV	CE# to Output Delay			80	ns
tPHQV	RP# High to Output Delay	2		80	ns
tGLQV	OE# to Output Delay	4		480	ns
tELQX	CE# to Output in Low Z	2		55	ns
t _{EHQZ}	CE# to Output in High Z	3	0		ns
tGLQX	OE# to Output in Low Z	3		50	ns
	OE# to Output in High Z	3	0		ns
tон	Output Hold from Address, CE# - 0-	3		50	ns
	Whichever Occurs First	3	0		ns
FLGZ	BYTE# Low to Output in High Z	_			_
EI EI		3		65	ns
HEL	BYTE# High or Low to CE# Low	3			
OTES:		3	15		ns

- See AC Input/Output Reference Waveforms for timing measurements, Figure 4.
- 2. OE# may be delayed up to t_{ELOV} t_{GLOV} after the falling edge of CE# without impact on t_{ELOV} .

 3. Sampled, not 100% tested.

 4. Only to RP#, V_{IH} (Min.) = 2.4V.






Figure 6. Read Timing Waveforms






Figure 7. BYTE# Timing Waveforms

VALID

VALID 5.0V OUTPUTS



Data

(Q)




Figure 8. V_{cc} Power-Up and RP# Reset Waveforms

Symbol	Parameter	Note	Min	Max	Unit
t _{PL5V}	RP# Low to V _{CC} at 4.5V Minimum	1	0		<i>μ</i> S
tavqv	t _{AVQV} Address Valid to Data Valid for V _{CC} = 5V ± 10%			80	ns
tpHQV	tPHQV RP# High to Data Valid for VCC = 5V±10%			480	ns

NOTES:

CE# and OE# are switched low after Power-Up.

- 1. The power supply may start to switch concurrently with RP# going Low. RP# is required to stay low, until Vcc stays at recommended operating voltage.
- 2. The address access time and RP# high to data valid time are shown for $5.0V\ V_{cc}$ operation. Refer to the AC Characteristics Read Only Operations also.

SHARP

6.7 AC Characteristics for WE# - Controlled Command Write Operations(1)


 $V_{cc} = 5.0 \pm 0.5 \text{V}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$

Symbol	Parameter	Notes	Min	Тур	Max	Unit
tavav	Write Cycle Time		80			ns
tvpwH	V _{PP} Setup to WE# Going High	3	80			ns
tPHEL	RP# Setup to CE# Going Low		480			ns
tELWL	CE# Setup to WE# Going Low		0			ns
tavwh	Address Setup to WE# Going High	2,6	65			ns
tovwh	Data Setup to WE# Going High	2,6	65			ns
twLWH	WE# Pulse Width		65			ns
twHDX	Data Hold from WE# High	2	0			ns
twhax	Address Hold from WE# High	2	10			ns
twheh	CE# Hold from WE# High		10			ns
twHWL	WE# Pulse Width High		30			ns
tgHWL	Read Recovery before Write		0			ns
twhal	WE# High to RY/BY# Going Low				100	ns
tRHPL	RP# Hold from Valid Status Register Data and RY/BY# High	3	0			ns
tpHWL	RP# High Recovery to WE# Going Low		1			μs
twhaL	Write Recovery before Read		65			ns
tavvl	V _{PP} Hold from Valid Status Register Data and RY/BY# High		0			μs
twHQV1	Duration of Byte Write Operation	4,5	4.5	13		μs
twHQv2	Duration of Block Erase Operation	4	0.3			s

NOTES:

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of WE# for all Command Write operations.





NOTES:

- 1. This address string depicts Data-Write/Erase cycles with corresponding verification via ESRD.
- 2. This address string depicts Data-Write/Erase cycles with corresponding verification via CSRD.
- 3. This cycle is invalid when using CSRD for verification during Data-Write/Erase operations
- 4. RP# low transition is only to show t_{RHPL} ; not valid for above Read and Write cycles.

Figure 9. AC Waveforms for Command Write Operations

6.8 AC Characteristics for CE# - Controlled Command Write Operations(1)


 $V_{cc} = 5.0V \pm 0.5V$, $T_A = -40^{\circ}C$ to + 85 $^{\circ}C$

Symbol	Parameter	Notes	Min	Тур	Max	Unit
tavav	Write Cycle Time		80			ns
tehwl	RP# Setup to WE# Going Low	3	480			ns
typeh	V _{PP} Setup to CE# Going High	3	100			ns
twlel	WE# Setup to CE# Going Low		0			ns
taveh	Address Setup to CE# Going High	2,6	65			ns
toven	Data Setup to CE# Going High	2,6	65			ns
teleh	CE# Pulse Width		65			ns
tEHDX	Data Hold from CE# High	2	0			ns
tEHAX	Address Hold from CE# High	2	10			ns
tEHWH	WE# Hold from CE# High		10		_	ns
tEHEL	CE# Pulse Width High		30			ns
tGHEL	Read Recovery before Write		0			ns
tEHRL	CE# High to RY/BY# Going Low				100	ns
tRHPL	RP# Hold from Valid Status Register Data and RY/BY# High	3	0			ns
tPHEL	RP# High Recovery to CE# Going Low		1			μs
tEHGL .	Write Recovery before Read		65			ns
tavvl	VPP Hold from Valid Status Register Data and RY/BY# High		0			μs
t _{EHQV} 1	Duration of Byte Write Operation	4,5	4.5	13		μs
t _{EHQV} 2	Duration of Block Erase Operation	4	0.3			s

NOTES

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.





- 1. This address string depicts Data-Write/Erase cycles with corresponding verification via ESRD.
- 2. This address string depicts Data-Write/Erase cycles with corresponding verification via CSRD.
- 3. This cycle is invalid when using CSRD for verification during Data-Write/Erase operations
- 4. RP# low transition is only to show t_{RMPL} ; not valid for above Read and Write cycles.

Figure 10. Alternate AC Waveforms for Command Write Operations



6.9 Erase and Word/Byte Write Performance

 $V_{cc} = 5.0V \pm 0.5V$, $T_{A} = -40^{\circ}C$ to + 85°C

Symbol	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
twhen1	Byte Write Time	2		13		μs	
twnRH2	Two-Byte Serial Write Time	2,3		20		μs	
twHRH3	Word Write Time	2,4		20		μs	
twnRH4	16KB Block Write Time	2		0.22	1.2	s	Byte Write Mode
t _{WHRH} 5	16KB Block Write Time	2,3		0.17	1.2	s	Two-Byte Serial Write Mode
twhRH6	16KB Block Write Time	2,4		0.17	1.2	s	Word Write Mode
	Block Erase Time (16KB)	2		1	13	s	
	Full Chip Erase Time	2,5		13.6-24	312	s	

NOTES:

- 1. 25°C, $V_{PP} = 5.0V$. Sampled.
- 2. Excludes System-Level Overhead.
- 3. Two-Byte Serial Write mode is valid at x8-bit configuration only.
- 4. Word Write mode is valid at x16-bit configuration only.
- 5. Depends on the number of protected blocks.

LH28Fxxx FLASH MEMORY FLASH NON-VOLATILE MEMORY FLASH E2ROM FLASH ROM READ ONLY MEMORY ETOX SINGLE VOLTAGELH28F400SUHE-NC80 4M (512Kx8/256Kx16) 5V