

M24256 M24128

256/128 Kbit Serial I²C Bus EEPROM Without Chip Enable Lines

PRELIMINARY DATA

- Compatible with I²C Extended Addressing
- Two Wire I²C Serial Interface Supports 400 kHz Protocol
- Single Supply Voltage:
 - 4.5V to 5.5V for M24xxx
 - 2.5V to 5.5V for M24xxx-W
- Hardware Write Control
- BYTE and PAGE WRITE (up to 64 Bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Behavior
- 100,000 Erase/Write Cycles (minimum)
- 40 Year Data Retention (minimum)

DESCRIPTION

These I²C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 32Kx8 bits (M24256) and 16Kx8 bits (M24128), and operate down to 2.5 V (for the -W version of each device).

The M24256 and M24128 are available in Plastic Dual-in-Line and Plastic Small Outline packages.

These memory devices are compatible with the I²C extended memory standard. This is a two wire serial interface that uses a bi-directional data bus and serial clock. The memory carries a built-in 4-bit unique Device Type Identifier code (1010) in accordance with the I²C bus definition.

Table 1. Signal Names

SDA	Serial Data/Address Input/ Output
SCL	Serial Clock
WC	Write Control
V _{CC}	Supply Voltage
V _{SS}	Ground






Figure 1. Logic Diagram



November 1999 1/16

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Figure 2A. DIP Connections



Note: 1. NC = Not Connected


The memory behaves as a slave device in the I^2C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a START condition, generated by the bus master. The START condition is followed by a Device Select Code and $R\overline{W}$ bit (as described in Table 3), terminated by an acknowledge bit.

When writing data to the memory, the memory inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a STOP condition after an Ack for WRITE, and after a NoAck for READ.

Power On Reset: V_{CC} Lock-Out Write Protect

In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is included. The internal reset is

Figure 2B. SO Connections



Note: 1 NC = Not Connected

held active until the V_{CC} voltage has reached the POR threshold value, and all operations are disabled – the device will not respond to any command. In the same way, when V_{CC} drops from the operating voltage, below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable and valid V_{CC} must be applied before applying any logic signal.

SIGNAL DESCRIPTION Serial Clock (SCL)

The SCL input pin is used to strobe all data in and out of the memory. In applications where this line is used by slaves to synchronize the bus to a slower clock, the master must have an open drain output, and a pull-up resistor must be connected from the SCL line to V_{CC} . (Figure 3 indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resis-

Table 2. Absolute Maximum Ratings ¹

Symbol	Parameter	Value	Unit		
T _A	Ambient Operating Temperature	bient Operating Temperature			
T _{STG}	Storage Temperature		-65 to 150	°C	
T _{LEAD}	Lead Temperature during Soldering	PSDIP8: 10 sec SO8: 40 sec	260 215	°C	
V _{IO}	Input or Output range		-0.6 to 6.5	V	
V _{CC}	Supply Voltage		-0.3 to 6.5	V	
V _{ESD}	Electrostatic Discharge Voltage (Human I	Body model) ²	4000	V	

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the ST SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100 pF, 1500 Ω)

tor is not necessary, provided that the master has a push-pull (rather than open drain) output.

Serial Data (SDA)

The SDA pin is bi-directional, and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from the SDA bus to V_{CC}. (Figure 3 indicates how the value of the pull-up resistor can be calculated).

Write Control (WC)

The hardware Write Control pin (\overline{WC}) is useful for protecting the entire contents of the memory from inadvertent erase/write. The Write Control signal is used to enable (\overline{WC} =V_{IL}) or disable (\overline{WC} =V_{IH}) write instructions to the entire memory area. When unconnected, the \overline{WC} input is internally read as V_{IL}, and write operations are allowed.

When \overline{WC} =1, Device Select and Address bytes are acknowledged, Data bytes are not acknowledged.

Please see the Application Note *AN404* for a more detailed description of the Write Control feature.

DEVICE OPERATION

The memory device supports the I²C protocol. This is summarized in Figure 4, and is compared with other serial bus protocols in Application Note *AN1001*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the master, and the other as the slave. A data transfer can only be initiated by the master, which will also provide the serial clock for synchronization. The memory

device is always a slave device in all communica-

Start Condition

START is identified by a high to low transition of the SDA line while the clock, SCL, is stable in the high state. A START condition must precede any data transfer command. The memory device continuously monitors (except during a programming cycle) the SDA and SCL lines for a START condition, and will not respond unless one is given.

Stop Condition

STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the memory device and the bus master. A STOP condition at the end of a Read command, after (and only after) a NoAck, forces the memory device into its standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

Acknowledge Bit (ACK)

An acknowledge signal is used to indicate a successful byte transfer. The bus transmitter, whether it be master or slave, releases the SDA bus after sending eight bits of data. During the 9th clock pulse period, the receiver pulls the SDA bus low to acknowledge the receipt of the eight data bits.

Data Input

During data input, the memory device samples the SDA bus signal on the rising edge of the clock, SCL. For correct device operation, the SDA signal must be stable during the clock low-to-high transition, and the data must change *only* when the SCL line is low.

3/16





Figure 3. Maximum R_L Value versus Bus Capacitance (C_{BUS}) for an I²C Bus

△₹**/**





Memory Addressing

To start communication between the bus master and the slave memory, the master must initiate a START condition. Following this, the master sends the 8-bit byte, shown in Table 3, on the SDA bus line (most significant bit first). This consists of the 7-bit Device Select Code, and the 1-bit Read/Write Designator (RW). The Device Select Code is further subdivided into: a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (0, 0, 0).

To address the memory array, the 4-bit Device Type Identifier is 1010b.

The 8^{th} bit is the $R\overline{W}$ bit. This is set to '1' for read and '0' for write operations. If a match occurs on the Device Select Code, the corresponding memory gives an acknowledgment on the SDA bus during the 9^{th} bit time. If the memory does not match the Device Select Code, it deselects itself from the bus, and goes into stand-by mode.

There are two modes both for read and write. These are summarized in Table 4 and described

Table 3. Device Select Code 1

	Device Type Identifier					Chip Enable	•	R₩
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select Code	1	0	1	0	0	0	0	R₩

Note: 1. The most significant bit, b7, is sent first.

Table 4. Operating Modes

Mode	R₩ bit	WC 1	Data Bytes	Initial Sequence
Current Address Read	1	Х	1	START, Device Select, RW = '1'
Random Address Read	0	Х	1	START, Device Select, $R\overline{W}$ = '0', Address
Random Address Read	1	X		reSTART, Device Select, RW = '1'
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V _{IL}	V_{IL} 1 START, Device Select, $R\overline{W}$ = '0	
Page Write	0	V _{IL}	≤ 64	START, Device Select, RW = '0'


Note: 1. $X = V_{IH}$ or V_{IL} .

later. A communication between the master and the slave is ended with a STOP condition.

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (Table 5) is sent first, followed by the Least significant Byte (Table 6). Bits b15 to b0 form the address of

the byte in memory. Bit b15 is treated as a Don't Care bit on the M24256 memory. Bits b15 and b14 are treated as Don't Care bits on the M24128 memory.

Figure 5. Write Mode Sequences with WC=1 (data write inhibited)






Figure 6. Write Mode Sequences with WC=0 (data write enabled)

Table 5. Most Significant Byte

b15	b14	b13	b12	b11	b10	b9	b8
-----	-----	-----	-----	-----	-----	----	----

Note: 1. b15 is treated as Don't Care on the M24256 series. b15 and b14 are Don't Care on the M24128 series.

Table 6. Least Significant Byte

			<u>'</u>				
b7	b6	b5	b4	b3	b2	b1	b0

Write Operations

Following a START condition the master sends a Device Select Code with the RW bit set to '0', as shown in Table 4. The memory acknowledges this, and waits for two address bytes. The memory responds to each address byte with an acknowledge bit, and then waits for the data byte.

Writing to the memory may be inhibited if the WC input pin is taken high. Any write command with WC=1 (during a period of time from the START

condition until the end of the two address bytes) will not modify the memory contents, and the accompanying data bytes will *not* be acknowledged, as shown in Figure 5.

Byte Write

In the Byte Write mode, after the Device Select Code and the address bytes, the master sends one data byte. If the addressed location is write protected by the \overline{WC} pin, the memory replies with a NoAck, and the location is not modified. If, instead, the \overline{WC} pin has been held at 0, as shown in Figure 6, the memory replies with an Ack. The master terminates the transfer by generating a STOP condition.

Page Write

The Page Write mode allows up to 64 bytes to be written in a single write cycle, provided that they are all located in the same 'row' in the memory: that is the most significant memory address bits (b14-b6 for the M24256 and b13-b6 for the M24128) are the same. If more bytes are sent than




Figure 7. Write Cycle Polling Flowchart using ACK

will fit up to the end of the row, a condition known as 'roll-over' occurs. Data starts to become overwritten (in a way not formally specified in this data sheet).

The master sends from one up to 64 bytes of data, each of which is acknowledged by the memory if the \overline{WC} pin is low. If the \overline{WC} pin is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (the 6 least significant bits only) is incremented. The transfer is terminated by the master generating a STOP condition.

When the master generates a STOP condition immediately after the Ack bit (in the "10th bit" time slot), either at the end of a byte write or a page write, the internal memory write cycle is triggered. A STOP condition at any other time does not trigger the internal write cycle.

During the internal write cycle, the SDA input is disabled internally, and the device does not respond to any requests.


Minimizing System Delays by Polling On ACK

During the internal write cycle, the memory disconnects itself from the bus, and copies the data from its internal latches to the memory cells. The maximum write time $(t_{\rm W})$ is shown in Table 10, but the typical time is shorter. To make use of this, an Ack polling sequence can be used by the master.

The sequence, as shown in Figure 7, is:

- Initial condition: a Write is in progress.
- Step 1: the master issues a START condition followed by a Device Select Code (the first byte of the new instruction).
- Step 2: if the memory is busy with the internal write cycle, no Ack will be returned and the master goes back to Step 1. If the memory has ter-

Figure 8. Read Mode Sequences



Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 4th bytes) must be identical.

minated the internal write cycle, it responds with an Ack, indicating that the memory is ready to receive the second part of the next instruction (the first byte of this instruction having been sent during Step 1).

Read Operations

Read operations are performed independently of the state of the \overline{WC} pin.

Random Address Read

A dummy write is performed to load the address into the address counter, as shown in Figure 8. Then, *without* sending a STOP condition, the master sends another START condition, and repeats

the Device Select Code, with the $R\overline{W}$ bit set to '1'. The memory acknowledges this, and outputs the contents of the addressed byte. The master must *not* acknowledge the byte output, and terminates the transfer with a STOP condition.

Current Address Read

The device has an internal address counter which is incremented each time a byte is read. For the Current Address Read mode, following a START condition, the master sends a Device Select Code with the $R\overline{W}$ bit set to '1'. The memory acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then in-

Table 7. DC Characteristics

 $(T_A = -40 \text{ to } 85 \text{ °C}; V_{CC} = 4.5 \text{ to } 5.5 \text{ V or } 2.5 \text{ to } 5.5 \text{ V})$

Symbol	Parameter	Test Condition	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}}$		± 2	μΑ
I _{LO}	Output Leakage Current	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$, SDA in Hi-Z		± 2	μA
1	Cupply Current	V _{CC} =5V, f _C =400kHz (rise/fall time < 30ns)		2	mA
I _{CC}	Supply Current -W series:	V _{CC} =2.5V, f _c =400kHz (rise/fall time < 30ns)		1	mA
1	Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$, $V_{CC} = 5 \text{ V}$		10	μA
I _{CC1}	(Stand-by) -W series:	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5$ V		2	μA
V _{IL}	Input Low Voltage (SCL, SDA)		-0.3	0.3V _{CC}	V
V _{IH}	Input High Voltage (SCL, SDA)		0.7V _{CC}	V _{CC} +1	٧
VIL	Input Low Voltage (WC)		-0.3	0.5	V
V _{IH}	Input High Voltage (WC)		0.7V _{CC}	V _{CC} +1	V
Vol	Output Low	$I_{OL} = 3$ mA, $V_{CC} = 5$ V		0.4	V
VOL	Voltage -W series:	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	V

Table 8. Input Parameters¹ ($T_A = 25$ °C, f = 400 kHz)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
C _{IN}	Input Capacitance (SDA)			8	pF
C _{IN}	Input Capacitance (other pins)			6	pF
Z _L	Input Impedance (WC)	$V_{IN} \leq 0.5 \ V$	5		kΩ
Z _H	Input Impedance (WC)	$V_{IN} \ge 0.7 V_{CC}$	500		kΩ
t _{NS}	Low Pass Filter Input Time Constant (SCL and SDA)			100	ns

Note: 1. Sampled only, not 100% tested.

Table 9. AC Measurement Conditions

Input Rise and Fall Times	≤ 50 ns
Input Pulse Voltages	0.2V _{CC} to 0.8V _{CC}
Input and Output Timing Reference Voltages	0.3V _{CC} to 0.7V _{CC}

Figure 9. AC Testing Input Output Waveforms




Table 10. AC Characteristics

				M24256	/ M24128		
Symbol	Alt.	Parameter		5 to 5.5 V to 85°C	V _{CC} =2.5 T _A =-40	Unit	
			Min	Max	Min	Max	
t _{CH1CH2}	t _R	Clock Rise Time		300		300	ns
t _{CL1CL2}	t _F	Clock Fall Time		300		300	ns
t _{DH1DH2} ²	t _R	SDA Rise Time	20	300	20	300	ns
t _{DL1DL2} ²	t _F	SDA Fall Time	20	300	20	300	ns
t _{CHDX} ¹	t _{SU:STA}	Clock High to Input Transition	600		600		ns
t _{CHCL}	t _{HIGH}	Clock Pulse Width High	600		600		ns
t _{DLCL}	t _{HD:STA}	Input Low to Clock Low (START)	600		600		ns
t _{CLDX}	t _{HD:DAT}	Clock Low to Input Transition	0		0		μs
tclch	t _{LOW}	Clock Pulse Width Low	1.3		1.3		μs
t _{DXCX}	t _{SU:DAT}	Input Transition to Clock Transition	100		100		ns
t _{CHDH}	t _{SU:STO}	Clock High to Input High (STOP)	600		600		ns
t _{DHDL}	t _{BUF}	Input High to Input Low (Bus Free)	1.3		1.3		μs
t _{CLQV} 3	t _{AA}	Clock Low to Data Out Valid	200	900	200	900	ns
t _{CLQX}	t _{DH}	Data Out Hold Time After Clock Low	200		200		ns
f _C	f _{SCL}	Clock Frequency		400		400	kHz
t _W	t _{WR}	Write Time		10		10	ms

Note: 1. For a reSTART condition, or following a write cycle.

2. Sampled only, not 100% tested.

cremented. The master terminates the transfer with a STOP condition, as shown in Figure 8, *without* acknowledging the byte output.

Sequential Read

This mode can be initiated with either a Current Address Read or a Random Address Read. The master *does* acknowledge the data byte output in this case, and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the master must *not* acknowledge the last byte output, and *must* generate a STOP condition. The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over' and the memory continues to output data from memory address 00h.

Acknowledge in Read Mode

In all read modes, the memory waits, after each byte read, for an acknowledgment during the 9th bit time. If the master does not pull the SDA line low during this time, the memory terminates the data transfer and switches to its stand-by state.

^{3.} To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.







Table 11. Ordering Information Scheme



- 2. Available for M24128 only.
- 3. Available for M24256 only.

ORDERING INFORMATION


Devices are shipped from the factory with the memory content set at all '1's (FFh).

The notation used for the device number is as shown in Table 11. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

Table 12. PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame

Cumh		mm			inches	
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.
Α		3.90	5.90		0.154	0.232
A1		0.49	-		0.019	_
A2		3.30	5.30		0.130	0.209
В		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
С		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
E	7.62	-	-	0.300	-	_
E1		6.00	6.70		0.236	0.264
e1	2.54	-	-	0.100	-	_
eA		7.80	-		0.307	_
eВ			10.00			0.394
L		3.00	3.80		0.118	0.150
N		8	•		8	•

Figure 11. PSDIP8 (BN)




Note: 1. Drawing is not to scale.

Table 13. SO8 - 8 lead Plastic Small Outline, 150 mils body width

Symb.		mm		inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
А		1.35	1.75		0.053	0.069	
A1		0.10	0.25		0.004	0.010	
В		0.33	0.51		0.013	0.020	
С		0.19	0.25		0.007	0.010	
D		4.80	5.00		0.189	0.197	
E		3.80	4.00		0.150	0.157	
е	1.27	-	-	0.050	-	-	
Н		5.80	6.20		0.228	0.244	
h		0.25	0.50		0.010	0.020	
L		0.40	0.90		0.016	0.035	
α		0°	8°		0°	8°	
N		8			8		
СР			0.10			0.004	

Figure 12. SO8 narrow (MN)




Note: 1. Drawing is not to scale.

Table 14. SO8 - 8 lead Plastic Small Outline, 200 mils body width

Symb.	mm			inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
Α			2.03			0.080
A1		0.10	0.25		0.004	0.010
A2			1.78			0.070
В		0.35	0.45		0.014	0.018
С	0.20	-	-	0.008	-	_
D		5.15	5.35		0.203	0.211
E		5.20	5.40		0.205	0.213
е	1.27	-	-	0.050	-	-
Н		7.70	8.10		0.303	0.319
L		0.50	0.80		0.020	0.031
α		0°	10°		0°	10°
N		8	•		8	•
СР			0.10			0.004

Figure 13. SO8 wide (MW)



Note: 1. Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 1999 STMicroelectronics - All Rights Reserved

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com