Features

- Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Program Control and Timer
- 16K bytes Boot Block With Lockout
- Fast Erase Cycle Time 10 seconds
- Byte-By-Byte Programming 10 μs/Byte Typical
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 100 μA CMOS Standby Current
- Typical 10,000 Write Cycles

Description


The AT49F008 is a 5-volt-only in-system Flash Memory device. Its 8-megabits of memory is organized as 1,024,576 words by 8-bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 μ A.

(continued)

Pin Configurations

Pin Name	Function
A0 - A19	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
RDY/BUSY	Ready/Busy Output
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect

TSOP Top Vlew Type 1





8-Megabit (1M x 8) 5-volt Only Flash Memory

AT49F008

Rev. 0972A-03/98






To allow for simple in-system reprogrammability, the AT49F008 does not require high input voltages for programming. 5-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F008 is performed by erasing the entire 8 megabits of memory and then programming on a byte-by-byte basis. The typical byte programming time is a fast 10 μs . The end of a program cycle can be optionally detected by the \overline{DATA} polling feature. Once the end of a byte pro-

gram cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles

The optional 16K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

Block Diagram



Device Operation

READ: The AT49F008 is accessed like an EPROM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual-line control gives designers flexibility in preventing bus contention

ERASURE: Before a byte can be reprogrammed, the 1024K bytes memory array (or 1008K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is $t_{\rm EC}$. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be

programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last, and the data latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The \overline{DATA} polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 16K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the AT49F008 boot block is 00000H to 03FFFH.

To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lock-out feature has been activated and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE:

The user can override the boot block programming lockout by taking the $\overline{\text{RESET}}$ pin to 12V \pm 0.5V. By doing this, protected boot block data can be altered through a chip erase, or byte programming. When the $\overline{\text{RESET}}$ pin is brought back to TTL levels, the boot block programming lockout feature is again active.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F008 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling, the AT49F008 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

RDY/BUSY: An open drain READY/BUSY output pin provides another method of detecting the end of a program or erase operation. RDY/BUSY is actively pulled low during the internal program and erase cycles and is released at the completion of the cycle. The open drain connection allows for OR - tying of several devices to the same RDY/BUSY line.

RESET: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation, puts the outputs of the device in a high impedance state, and reduces the current drawn by the part to a minimum. If the RESET pin makes a high to low transition during a program or erase operation, the operation may not be successfully completed and the operation will have to be repeated after a high level is applied to the RESET pin. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a 12V \pm 0.5V input signal to the RESET pin, the boot block array can be reprogrammed even if the boot block lockout feature has been enabled (see Boot Block Programming Lockout Override section).

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F008 in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.





Command Definition (in Hex)

Command	Bus	1st I Cyc		2nd Cy		3rd Cy	Bus cle	4th Cy		5th Cy		6th Cy	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout ⁽¹⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽²⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽²⁾	1	XXXX	F0										

Notes: 1. The 16K byte boot sector has the address range 00000H to 03FFFH.

2. Either one of the Product ID Exit commands can be used.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Range

		AT49F008-90	AT49F008-12	AT49F008-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	RESET	Ai	I/O	RDY/BUSY
Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Ai	D _{OUT}	V _{OH}
Program ⁽²⁾	V _{IL}	V_{IH}	V_{IL}	V _{IH}	Ai	D _{IN}	V _{OL}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	V _{IH}	Х	High Z	V _{OH}
Program Inhibit	Х	Х	V _{IH}	V _{IH}			V _{OH}
Program Inhibit	Х	V _{IL}	Х	V _{IH}			V _{OH}
Output Disable	Х	V _{IH}	Х	V _{IH}		High Z	V _{OH}
RESET	Х	Х	Х	V _{IL}	X	High Z	
Product Identificat	ion						
	V _{IL}	V _{IL}	V _{IH}	V _{IH}	A1 - A19 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IL}	Manufacturer Code ⁽⁴⁾	
Hardware					A1 - A19 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IH}	Device Code ⁽⁴⁾	
0 - (5)					A0 = V _{IL} , A1 - A19 = V _{IL}	Manufacturer Code ⁽⁴⁾	
Software ⁽⁵⁾					A0 = V _{IH} , A1 - A19 = V _{IL}	Device Code ⁽⁴⁾	

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$

4. Manufacturer Code: 1FH Device Code: 22H

5. See details under Software Product Identification Entry/Exit.

DC Characteristics

Parameter	Condition		Min	Max	Units
Input Load Current	V _{IN} = 0V to V _{CC}			10	μΑ
Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$			10	μΑ
Power Down Current	$\overline{RESET} = GND \pm 0.2V$			100	μΑ
V Chandles Comment CMOC	<u> </u>	Com.		100	μΑ
V _{CC} Standby Current CMOS	$CE = V_{CC} - 0.3V$ to V_{CC}	Ind.		300	μΑ
V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC}			3	mA
V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA			50	mA
Input Low Voltage				0.8	V
Input High Voltage			2.0		V
Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
Output High Voltage	I _{OH} = -400 μA		2.4		V
Output High Voltage CMOS	$I_{OH} = -100 \mu\text{A}; V_{CC} = 4.5 \text{V}$		4.2		V
	Input Load Current Output Leakage Current Power Down Current V _{CC} Standby Current CMOS V _{CC} Standby Current TTL V _{CC} Active Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Note: 1. I_{CC} in the erase mode is 90 mA.






AC Read Characteristics


		AT49F	AT49F008-90		AT49F008-12		-008-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
t _{ACC}	Address to Output Delay		90		120		150	ns	
t _{CE} ⁽¹⁾	CE to Output Delay		90		120		150	ns	
t _{OE} ⁽²⁾	OE to Output Delay	0	40	0	50	0	70	ns	
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	25	0	30	0	40	ns	
t _{OH}	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns	
t _{RO}	RESET to Output Delay		800		800		800	ns	

AC Read Waveforms




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement level



 t_R , $t_F < 5$ ns

Output Test Load



Pin Capacitance

(f = 1 MHz, T = 25 C)

	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is characterized and is not 100% tested.


AT49F008

AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{CS}	Chip Select Set-up Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (WE or CE)	90		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0		ns
t _{WPH}	Write Pulse Width High	90		ns

AC Byte Load Waveforms

WE Controlled



CE Controlled









Program Cycle Characteristics

Symbol	Parameter	Min	Тур	Max	Units
t _{BP}	Byte Programming Time		10	50	μs
t _{AS}	Address Set-up Time	0			ns
t _{AH}	Address Hold Time	50			ns
t _{DS}	Data Set-up Time	50			ns
t _{DH}	Data Hold Time	0			ns
t _{WP}	Write Pulse Width	90			ns
t _{WPH}	Write Pulse Width High	90			ns
t _{EC}	Erase Cycle Time			10	seconds

Program Cycle Waveforms



Chip Erase Cycle Waveforms



Note: \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.


Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	$\overline{\sf OE}$ to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






Software Product Identification Entry⁽¹⁾




Software Product Identification Exit⁽¹⁾



Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).

- 2. A1 A19 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturers Code: 1FH Device Code: 22H

Boot Block Lockout Feature Enable Algorithm(1)



Notes: 1. Data Format: I/07 - I/00 (Hex); Address Format: A14 - A0 (Hex).

2. Boot block lockout feature enabled.

Ordering Information


t _{ACC} (ns)	I _{CC} (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
90	50	0.1	AT49F008-90TC	40T	Commercial (0° to 70°C)
	50	0.3	AT49F008-90TI	40T	Industrial (-40° to 85°C)
120	50	0.1	AT49F008-12TC	40T	Commercial (0° to 70°C)
	50	0.3	AT49F008-12TI	40T	Industrial (-40° to 85°C)
150	50	0.1	AT49F008-15TC	40T	Commercial (0° to 70°C)
	50	0.3	AT49F008-15TI	40T	Industrial (-40° to 85°C)

Pakage Type				
40T	40-Lead, Thin Small Outline Package (TSOP)			





Packaging Information





© Copyright Atmel Corporation 1998.

Atmel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Atmel Corporation product. No other circuit patent licenses are implied. Atmel Corporation's products are not authorized for use as critical components in life support devices or systems.

Atmel Headquarters, 2325 Orchard Parkway, San Jose, CA 95131, TEL (408) 441-0311, FAX (408) 487-2600 Atmel Colorado Springs, 1150 E. Cheyenne Mtn. Blvd., Colorado Springs, CO 80906, TEL (719) 576-3300, FAX (719) 540-1759 Atmel Rousset, Zone Industrielle, 13106 Rousset Cedex, France, TEL (33) 4 42 53 60 00, FAX (33) 4 42 53 60 01

Terms and product names in this document may be trademarks of others.

