#### **Features**

- Fast Interleave Cycle Time 35 ns
- Continuous Memory Interleaving
- Unlimited Linear Access Data Output
- Dual Voltage Range Operation
  - Low Voltage Power Supply Range, 3.0V to 3.6V or Standard 5V ± 10% Supply Range
- Low Power CMOS Operation
  - 108 mW max. Active at 25 MHz for  $V_{CC}$  = 3.6V
  - 14.4 mW max. Standby for  $V_{CC}$  = 3.6V
- JEDEC Standard Surface Mount Packages
  - 44-Lead PLCC
- 40-Lead VSOP (10 x 14mm)
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50 µs/word (typical)
   CMO2 and TTL Compatible length of a structure
- CMOS and TTL Compatible Inputs and Outputs
   JEDEC Standard for LVTTL
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description

The AT27LV1026 is a high performance 16-bit interleaved low-voltage 1,048,576-bit one-time programmable read only memory (OTP EPROM) organized as  $2 \times 32K \times 16$  bits. It requires only one supply in the range of 3.0V to 3.6V in normal read mode operation.

#### **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CS	Chip Select
RD	Read Strobe
ALE	Address Latch Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

#### PLCC Top View





A9 =	$\bigcirc 1$	40	)	Έ	GND
A11	3	38	39	E AO	A7
A13 412 L	4 5	36	37		A5
A14 0	6 7	34	35	E A4	A3
ALE D	8 0	31	33	A2	Δ1
	10 .	52	31	E AO	
	11 12	30	29	Ĕοο	RD
015 014	14 <sup>13</sup>	28	3 27	6 02	01
013 012	16 <sup>15</sup>	26	<sup>3</sup> 25	H 04	O3
011 010	18 17	24	+ 23	6 06	O5
O9 08	20 <sup>19</sup>	22	<sup>2</sup> 21		07



1-Megabit (2 x 32K x 16) 16-Bit Interleaved Low-Voltage OTP EPROM

## AT27LV1026 Preliminary

Rev. 0956D-02/98





This device is internally architected as two 32K x 16 memory banks, odd and even. To begin a non-linear access NLA cycle, (which typically equals a minimum of two linear access LA cycles), ALE is asserted high and  $\overline{CS}$  is asserted low. The two internal 15-bit counters store the address for the odd and even banks and increment alternately during each subsequent linear access LA cycle. The LA cycle will be terminated when  $\overline{CS}$  is asserted high putting the device in standby mode, or another NLA cycle starts. The LA cycle can be resumed when CS is asserted low and ALE stays low. The AT27LV1026 will continuously output data within each LA cycle which is determined by the read RD signal. Continuous interleave read operation is possible as there is no physical limit to the linear access LA output. When the last address in the array is reached the counters will wrap around to the first address location and continue.

For a NLA cycle where A0 = 0 (ALE asserted high,  $\overline{CS}$  asserted low), both even and odd counters will be loaded with new address (A1 - A15). Outputs (O0 - O15) from the even bank will be valid in t<sub>ACCNLA</sub> within the NLA cycle, the outputs from the odd bank will become valid in t<sub>ACCLA</sub> within the following LA cycle while the even counter increments by one to ready the data out for the next LA cycle. The outputs will have even or odd data alternating and the counters increment for the consecutive LA cycles until  $\overline{CS}$  is asserted high putting the device in standby mode, or a new NLA cycle begins.

For a NLA cycle where A0 = 1 (ALE asserted high,  $\overline{CS}$  asserted low), the odd counter will be loaded with the new address (A1 - A15) while the even counter gets loaded with

the new address+1. Outputs (O0 - O15) from odd bank of memory will be valid in  $t_{ACCNLA}$  within the NLA cycle, the data output from the even bank of memory will become valid in  $t_{ACCLA}$  within the following LA cycle while the odd counter increments by one to ready the data out for the next LA cycle. The outputs will have data from the odd or even memory bank alternately and the counters increment for the following consecutive LA cycles until  $\overline{CS}$  is asserted high putting the device in standby mode, or a new NLA cycle begins. When coming out of standby mode, the device can either enter into a new NLA cycle or resume where the previous LA operation left off and was terminated by standby mode.

#### **System Considerations**

Switching under active conditions may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Operating Table**

If A0 = 0 at beginning of NLA cycle:

Consecutive	Cou	nter	
Cycle	Even	Odd	Outputs
NLA	Address	Address	from Even Bank
LA	+1	-	from Odd Bank
LA	-	+1	from Even Bank
LA	+1	-	from Odd Bank
LA	-	+1	from Even Bank
Standby			HiZ
LA	+1	-	from Odd Band
LA	-	+1	from Even Bank

and so on.

If A0 = 1 at beginning of NLA cycle:

Consecutive	Cou		
Cycle	Even	Odd	Outputs
NLA	Address+1	Address	from Odd Bank
LA	-	+1	from Even Bank
LA	+1	-	from Odd Bank
LA	-	+1	from Even Bank
LA	+1	-	from Odd Bank
Standby			HiZ
LA	-	+1	from Even Bank
LA	+1	-	from Odd Band

and so on.

### AT27LV1026

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

- \*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.





#### **Operating Modes**

Mode/Pin	ALE	CS	RD	PGM	A <sub>0</sub>	A <sub>1</sub> - A <sub>15</sub>	V <sub>PP</sub>	V <sub>cc</sub>	Outputs
Non-Linear Access Cycle <sup>(2)</sup>	$\square$	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> /V <sub>IH</sub>	Ai	Х	V <sub>CC</sub> <sup>(2)</sup>	D <sub>OUT</sub>
Linear Access Cycle <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IL</sub>		V <sub>IH</sub>	X <sup>(1)</sup>	х	Х	V <sub>CC</sub> <sup>(2)</sup>	D <sub>OUT</sub>
Standby <sup>(2)</sup>	Х	V <sub>IH</sub>	Х	V <sub>IH</sub>	Х	х	Х	V <sub>CC</sub> <sup>(2)</sup>	High Z
Rapid Program <sup>(3)</sup>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub> /V <sub>IH</sub>	Ai	V <sub>PP</sub>	$V_{CC}^{(3)}$	D <sub>IN</sub>
PGM Verify <sup>(3)</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> /V <sub>IH</sub>	Ai	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	D <sub>OUT</sub>
PGM Inhibit <sup>(3)</sup>	Х	V <sub>IH</sub>	Х	V <sub>IH</sub>	Х	Х	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	High Z
Product Identification <sup>(3)(5)</sup>	х	V <sub>IL</sub>	х	V <sub>IH</sub>	V <sub>IL</sub> /V <sub>IH</sub>	$A_9 = V_H^{(4)}$ $A_1 - A_{15} = V_{IL}$	V <sub>cc</sub>	$V_{CC}^{(3)}$	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Non-Linear and Linear Access Cycles, and standby modes require,  $3.0V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .

3. Refer to Programming Characteristics. Programming modes require  $V_{CC}$  = 6.5V.

- 4.  $V_{H} = 12.0 \pm 0.5 V.$
- Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.

#### DC and AC Operating Conditions for Read Operation

		AT27LV1026			
		-35	-45	-55	
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	
		3.0V - 3.6V	3.0V - 3.6V	3.0V - 3.6V	
		5V ± 10%	5V ± 10%	5V ± 10%	

AT27LV1026

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 3.0	V to 3.6V				
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$\overline{\text{CS}} = \text{V}_{\text{IH}}$		4	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 25 MHz, $I_{OUT}$ = 0 mA, $\overline{CS}$ = $V_{IL}$		30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
V <sub>CC</sub> = 4.5	V to 5.5V				
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$\overline{\text{CS}} = \text{V}_{\text{IH}}$		6	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 25 MHz, $I_{OUT} = 0$ mA, $\overline{CS} = V_{IL}$		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously with or after  $V_{PP}$ 

2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ 





#### AC Characteristics for Read Operation ( $V_{cc}$ = 3.0V to 3.6V and 4.5V to 5.5V)

			TA	AT27LV1026		
Symbol	Parameter	Condition	Min	Тур	Max	Units
t <sub>NLACYC</sub>	Non-Linear Access Cycle		70	80		ns
t <sub>LACYC</sub>	Linear Access Cycle	$ALE = \overline{CS} = V_{IL}$	35	40		ns
t <sub>ALE</sub>	ALE High Width		7.5			ns
t <sub>AS</sub>	Address/CS Setup Time		2.5			ns
t <sub>AH</sub>	Address Hold Time		20			ns
t <sub>ARD</sub>	ALE Low to RD Low		5			ns
t <sub>RDL</sub>	RD Low Width	$ALE = \overline{CS} = V_{IL}$	13			ns
t <sub>RDH</sub>	RD High Width	$ALE = \overline{CS} = V_{IL}$	12			ns
t <sub>ACCNLA</sub>	Address to Output Delay in Non-Linear Address Cycle from ALE Low				52	ns
t <sub>ACCLA</sub>	Output Valid Delay in Linear Address Cycle from RD High	$ALE = \overline{CS} = V_{IL}$			17	ns
t <sub>DF</sub> <sup>(2)(3)</sup>	CS High to Output Float				14	ns
t <sub>OH</sub>	Output Hold from CS High		0			ns
t <sub>cs</sub>	Output Valid Delay from $\overline{CS}$ Low in Linear Address Cycle				17	ns
t <sub>RC</sub>	$\overline{RD}$ High to $\overline{CS}$ Falling Edge Delay		10			ns
t <sub>CR</sub>	$\overline{CS}$ Falling Edge to $\overline{RD}$ Low Delay		12			ns
t <sub>CA</sub>	CS Rising Edge to ALE Low Delay		2.5			ns

Notes: 2, 3. - See AC Waveforms for Read Operation.

### AC Waveforms for Read Operation<sup>(1)</sup>



Notes: 1. Refer to Test Waveforms and Measurement Levels diagram on next page.

- 2. This parameter is only sampled and is not 100% tested.
- 3. Output float is defined as the point when data is no longer driven.
- 4. When reading a 27LV1026, a 0.1  $\mu$ F capacitor is required across V<sub>CC</sub> and ground to suppress spurious voltage transients.
  - AT27LV1026

6

# Input Test Waveforms and Measurement Levels



Output Test Load



Note:  $C_L = 100 \text{ pF}$  including jig capacitance.

#### **Pin Capacitance** $(f = 1 \text{ MHz T} = 25^{\circ}\text{C})^{(1)}$

	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	10	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

#### Programming Waveforms (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $\rm V_{IL}$  and 2.0V for  $\rm V_{IH}.$ 
  - 2.  $t_{CS}$  and  $t_{DFP}$  are characteristics of the device but must accompanied by the programmer.
  - 3. When programming the AT27LV1026 a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.





### **DC Programming Characteristics**

TA = 25  $\pm$  5°C, V\_{CC} = 6.5  $\pm$  0.25V, V\_{PP} = 13.0  $\pm$  0.25V

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	$\overline{PGM} = V_{IL}$		30	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V



### AT27LV1026

#### **AC Programming Characteristics**

TA = 25  $\pm$  5°C, V $_{CC}$  = 6.5  $\pm$  0.25V, V $_{PP}$  = 13.0  $\pm$  0.25V

			Limits		
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address Setup Time		2		μs
t <sub>CSS</sub>	CS Setup Time		2		μs
t <sub>DS</sub>	Data Setup Time	Input Rise and Fall Times	2		μs
t <sub>AH</sub>	Address Hold Time	(10% to 90%) 20 ns	0		μs
t <sub>DH</sub>	Data Hold Time	Input Bulas Lavala	2		μs
t <sub>DFP</sub>	CS High to Output Float Delay <sup>(2)</sup>	0.45V to 2.4V	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	Input Timing Reference Level	2		μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	0.8V to 2.0V	2		μs
t <sub>PW</sub>	PGM Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level	45	55	μs
t <sub>CS</sub>	Data Valid from CS	0.80 to 2.00		150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven

 see timing diagram.

3. Program Pulse width tolerance is 50  $\mu \text{sec} \pm 5\%.$ 

#### Atmel's 27LV1026 Integrated Product Identification Code

	Pins						Hex				
Codes	A0	015-08	07	O6	O5	O4	O3	O2	01	O0	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	0	1	1	0	0	0	0	1	0061





#### **Rapid Programming Algorithm**

A 50  $\mu$ s PGM pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 50  $\mu$ s PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50  $\mu$ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



AT27LV1026



tacc	I <sub>cc</sub> (	(mA)					
(ns) Active Stan		Standby	Ordering Code	Package	Operation Range		
35	30	0.1	AT27LV1026-35JC	44J	Commercial		
			AT27LV1026-35VC	40V	(0°C to 70°C)		
	30	0.1	AT27LV1026-35JI	44J	Industrial		
			AT27LV1026-35VI	40V	(-40°C to 85°C)		
45	30	0.1	AT27LV1026-45JC	44J	Commercial		
			AT27LV1026-45VC	40V	(0°C to 70°C)		
	30	0.1	AT27LV1026-45JI	44J	Industrial		
			AT27LV1026-45VI	40V	(-40°C to 85°C)		
55	30	0.1	AT27LV1026-55JC	44J	Commercial		
			AT27LV1026-55VC	40V	(0°C to 70°C)		
	30	0.1	AT27LV1026-55JI	44J	Industrial		
			AT27LV1026-55VI	40V	(-40°C to 85°C)		

### **Ordering Information**

Package Type				
44J	44-Lead, Plastic J-Leaded Chip Carrier (PLCC)			
40V	40-Lead, Plastic Thin Small Outline Package (VSOP) 10 x 14 mm			





#### **Packaging Information**



12

AT27LV1026