Features

- Ideal Rewriteable Attribute Memory
- Simple Write Operation

Self-Timed Byte Writes

On-chip Address and Data Latch for SRAM-like Write Operation

Fast Write Cycle Time - 1 ms

5-Volt-Only Nonvolatile Writes

• End of Write Detection

RDY/BUSY Output

DATA PollingHigh Reliability

Endurance: 100,000 Write Cycles Data Retention: 10 Years Minimum

- Single 5-Volt Supply for Read and Write
- Very Low Power

30 mA Active Current 100 μA Standby Current

Description


The AT28C16-T is the ideal nonvolatile attribute memory: it is a low power, 5-volt-only byte writeable nonvolatile memory (E^2PROM). Standby current is typically less than 100 μA . The AT28C16-T is written like a Static RAM, eliminating complex programming algorithms. The fast write cycle times of 1 ms, allow quick card reconfiguration in-system. Data retention is specified as 10 years minimum, precluding the necessity for batteries. Three access times have been specified to allow for varying layers of buffering between the memory and the PCMCIA interface.

The AT28C16-T is accessed like a Static RAM for read and write operations. During a byte write, the address and data are latched internally. Following the initiation of a write cycle, the device will go to a busy state and automatically write the latched data using an internal control timer. The device provides two methods for detecting the end of a write cycle; the RDY/BUSY output and DATA POLLING of I/O₇.

Pin Configurations

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
RDY/BSY	Ready/Busy Output
NC	No Connect






16K (2K x 8)
PCMCIA
Nonvolatile
Attribute
Memory

0285C





Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +125°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

READ:The AT28C16-T is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual-line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C16-T is similar to writing into a Static RAM. A low pulse on WE or CE input with \overline{OE} high and \overline{CE} or \overline{WE} low (respectively) initiates a byte write. The address is latched on the falling edge of WE or \overline{CE} (whichever occurs last) and the data is latched on the rising edge of \overline{WE} or \overline{CE} (whichever occurs first). Once a byte write is started it will automatically time itself to completion. For the AT28C16-T the write cycle time is 1 ms maximum. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that indicates the current status of the self-timed internal write cycle. READY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain output allows OR-tying of several devices to a common interrupt input.

DATA POLLING: The AT28C16-T also provides DATA polling to signal the completion of a write cycle. During a write cycle, an attempted read of the the data being written results in the complement of that data for I/O₇ (the other outputs are indeterminate). When the write cycle is finished, true data appears on all ouputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways: (a) V_{CC} sense— if V_{CC} is below 3.8V (typical) the write function is inhibited; (b) V_{CC} power on delay— once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write; (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C16-T may be set to the high state by the Chip Clear operation. By setting \overline{CE} low and \overline{OE} to 12V, the chip is cleared when a 10ms low pulse is applied to WE.

DEVICE IDENTIFICATION: An extra 32-bytes of E^2PROM memory are available to the user for device identification. By raising A₉ to 12V (\pm 0.5V) and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.





DC and AC Operating Range

		AT28C16-15T
Operating	Com.	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	I/O	
Read	V _{IL}	VIL	VIH	D _{OUT}	
Write (2)	V_{IL}	VIH	V_{IL}	D _{IN}	
Standby/Write Inhibit	ViH	X ⁽¹⁾	Χ	High Z	
Write Inhibit	X	Χ	VIH		
Write Inhibit	X	VIL	X		
Output Disable	X	VIH	X	High Z	
Chip Erase	VIL	VH ⁽³⁾	VIL	High Z	

Notes: 1. X can be V_{IL} or V_{IH}.

3. $V_H = 12.0V \pm 0.5V$.

DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}			10	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}}$ = V _{CC} - 0.3V to V _{CC} + 1.0V			100	μΑ
lone	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC} + 1.0V	Com.		2	mA
I _{SB2}	VCC Standby Current TTL	CE = 2.0V to VCC + 1.0V	Ind.		3	mA
loo	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA	Com.		30	mA
ICC VCC Active Current		1 = 3 IVII 12, 1001 = 0 IIIA	Ind.		45	mA
V _{IL}	Input Low Voltage				8.0	V
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$.4	V
Vон	Output High Voltage	$I_{OH} = -400 \mu A$		2.4		V


2-178 AT28C16-T

^{2.} Refer to AC Programming Waveforms.

AC Read Characteristics

PCMCIA	Atmel		AT280	C16-15T	
Symbol	Symbol	Parameter	Min	Max	Units
t _C (R)	t _{RC}	Read Cycle Time	150		ns
t _A (A)	tACC	Address Access Time		150	ns
t _A (CE)	tce (1)	CE Access Time		150	ns
t _A (OE)	toE (2)	OE Access Time	0	75	ns
t _{EN} (CE)	t _{Lz} ⁽⁴⁾	Output Enable Time From CE	0		ns
t _{EN} (OE)	tolz (4)	Output Enable Time From OE	0		ns
t∨ (A)	tон	Output Hold Time	0		ns
t _{DIS} (CE)	t _{DF} (3, 4)	Output Disable Time From CE	0	50	ns
t _{DIS} (OE)	t _{DF} (3, 4)	Output Disable Time From OE	0	50	ns


AC Read Waveforms (1, 2, 3, 4)



Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC}.

- 2. OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5 \text{ pF})$.
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Pin Capacitance (f = 1 MHz, T = 25° C) (1)

5.0V	
1.8K <	
	OUTPUT — PIN
	PIN

Output Test Load

	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.







AC Write Characteristics

PCMCIA Symbol	Atmel Symbol	Parameter	Min	Max	Units
t _{SU} (A)	tas	Address Setup Time	10		ns
t _{SU} (OE-WE)	toes	Output Disable Time To WE	10		ns
tsu (CE-WE)	tcs	Chip Enable Time To WE	0		ns
t _W (WE)	twp	Write Enable Pulse Width	100	1000	ns
tsu (D-WEH)	tos	Data Setup To WE High	50		ns
t _H (A)	t _{AH}	Address Hold Time From WE	50		ns
th (D)	tDH	Data Hold Time From WE High	10		ns
t _H (OE-WE)	toeh	Output Enable Hold Time From WE High	10		ns
th (CE-WE)	tсн	Chip Enable Hold Time From WE High	0		ns
t _D (B)	t _{DB}	Delay From WE High To BUSY Asserted		50	ns
t _C (W)	twc	Write Cycle Time		1	ms

AC Write Waveforms




Data Polling Waveforms



Note: 1. Data Polling AC Timing Characteristics are the same as the AC Read Characteristics.

Chip Erase Waveforms



$$\begin{split} t_S &= t_H = 1 \; \mu sec \; (min.) \\ t_W &= 10 \; msec \; (min.) \\ V_H &= 12.0 \pm 0.5 V \end{split}$$





Ordering Information (1)

tACC	Icc	(mA)	Oudovina Codo	5 .		
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
150	30	0.1	AT28C16-15TC	28T	Commercial (0°C to 70°C)	
	45	0.1	AT28C16-15TI	28T	Industrial (-40°C to 85°C)	

Notes: 1. See Valid Part Number table below.

2. The 28C16 200 ns and 250 ns speed selections have been removed from valid selections table and are replaced by the faster 150 ns T_{AA} offering.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations	
AT28C16	15	TC, TI	

Package Type			
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)		

2-182 AT28C16-T