

## CBT3857 <br> 10-bit bus switch with $10 \mathrm{k} \Omega$ pull-down termination resistors

## 10-bit bus switch with $10 \mathrm{k} \Omega$ pull-down termination resistors <br> \section*{ormination resistors}

## DESCRIPTION

This 10 -bit bus switch is designed for 3 V to $3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation and SSTL_2 output enable ( OE ) input levels.
When $\overline{O E}$ is LOW, the 10 -bit bus switch is on and port A is connected to port B. When OE is HIGH, the switch is open, and a high-impedance state exists between the two ports.

The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The CBT3857 is characterized for operation from $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

- Internal $10 \mathrm{k} \Omega$ pull-down resistors on B port
- Internal $50 \mathrm{k} \Omega$ pull-up resistor on output enable input
- Full DDR solution provided when used with SSTL16857 and PCK857
- Latch-up protection exceeds 500 mA per JESD78
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101


## FEATURES

- Enable signal is SSTL_2 compatible
- Optimized for use in Double Data Rate (DDR) SDRAM applications
- Flow-through architecture optimizes PCB layout
- Designed to be used with 200 Mbps
- Switch on resistance is designed to eliminate the need for series resistor to DDR SDRAM

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \end{aligned}$ | Propagation delay An to Yn | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 720 | ps |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}$ | 2.8 | pF |
| Cout | Output capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 6.4 | pF |
| $\mathrm{I}_{\text {CCZ }}$ | Total supply current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | 1 | mA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE | DWG NUMBER |
| :---: | :---: | :---: | :---: |
| 24-Pin Plastic TSSOP Type I | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CBT3857 PW | SOT355-1 |

PIN CONFIGURATION


PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | V REF | Reference output voltage |
| $2,3,4,5,6$, <br> $7,8,9,10,11$ | A1-A10 | Inputs |
| 12 | GND | Ground (V) |
| $22,21,20,19,18$, <br> $17,16,15,14,13$ | B1-B10 | Outputs |
| 23 | $\overline{\mathrm{OE}}$ | Output enable |
| 24 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

## FUNCTION TABLE

| INPUT <br> $\overline{\text { OE }}$ | FUNCTION |
| :---: | :---: |
| L | A port = B port |
| H | Disconnect |

[^0]L = Low voltage level

LOGIC DIAGRAM (POSITIVE LOGIC)


## SIMPLIFIED SCHEMATIC, EACH FET SWITCH



## ABSOLUTE MAXIMUM RATINGS ${ }^{1,3}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +4.6 |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input clamp current | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}<0$ | -50 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage range ( $\overline{\mathrm{OE}}$ only) ${ }^{2}$ |  | mA |  |
| $\mathrm{~T}_{\mathrm{stg}}$ | Storage temperature range |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ |  |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage range (except $\overline{\mathrm{OE}})^{2}$ |  | -65 to 150 | V |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. The package thermal impedance is calculated in accordance with JESD 51.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 3 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage ( $0.38 \times \mathrm{V}_{\mathrm{CC}}$ ) | 1.15 | 1.25 | 1.35 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | AC high-level input voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{REFF}}+ \\ & 350 \mathrm{mV} \end{aligned}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | AC low-level Input voltage |  |  | $\mathrm{V}_{\text {REF }}-350 \mathrm{mV}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | DC high-level input voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}+ \\ & 180 \mathrm{mV} \end{aligned}$ |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | DC low-level Input voltage |  |  | $\mathrm{V}_{\text {REF }}-180 \mathrm{mV}$ | V |
| Tamb | Operating free-air temperature range | 0 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## NOTE:

1. All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{T}_{\text {amb }}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \mathrm{l}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| 1 | Input leakage current | $\mathrm{V}_{C C}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{C C}$ or GND | $\overline{\mathrm{OE}}$ |  | $\pm 0.73$ | $\pm 500$ | $\mu \mathrm{A}$ |
|  |  |  | A Port |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  |  | B Port |  | $\pm 20$ | $\pm 500$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {REF }}$ |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{l}_{\mathrm{O}}=0, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 0.7 | 1.5 | mA |
| $\mathrm{C}_{1}$ | Control pins | $\mathrm{V}_{\mathrm{l}}=3 \mathrm{~V}$ or 0 |  |  | 2.8 |  | pF |
| $\mathrm{Ci}_{\text {(OFF) }}$ | Power-off leakage current | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0; $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 6.4 |  | pF |
| $\mathrm{ron}^{2}$ | On-resistance | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{B}}=1.15 \mathrm{~V}$ |  | 20 | 24 | 30 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{A}}=1.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{B}}=1.35 \mathrm{~V}$ |  | 20 | 24 | 30 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=1.25 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}= \pm 10 \mathrm{~mA}$ |  | 20 | 24 | 30 |  |
| $\mathrm{r}_{\text {off }}{ }^{2}$ | Off-resistance | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=1.65 \mathrm{~V}$ |  | 1 |  |  | $\mathrm{M} \Omega$ |

## NOTES:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
2. Measured by the voltage drop between the $A$ and the $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two ( A or B ) terminals.

## AC CHARACTERISTICS

| SYMBOL | PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation delay ${ }^{1}$ | A or B | B or A |  | 750 | ps |
| $\mathrm{t}_{\text {en }}$ | enable | $\overline{\mathrm{OE}}$ | A or B | 1 | 3 | ns |
| $\mathrm{t}_{\text {dis }}$ | disable | OE | A or B | 1 | 3 | ns |

NOTE:

1. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance, when driven by an ideal voltage source (zero output impedance); $24 \Omega \times 30 \mathrm{pF}$.

|  | 184200-pin DDR SDRAM DIMM |
| :---: | :---: |
| BACK SIDE |  |
| front side |  |
|  | The PLL clock distribution device and SSTL registered drivers reduce signal loads on the memory controller and prevent timing delays and waveform distortions that would cause unreliable operation |
|  | SW00393 |

## 10-bit bus switch with $10 \mathrm{k} \Omega$ pull-down

 termination resistors

Waveform 1. Input (An) to Output (Yn) Propagation Delays


Waveform 2. 3-State Output Enable and Disable Times

## TEST CIRCUIT AND WAVEFORMS



DEFINITIONS
$C_{L}=\quad$ Load capacitance includes jig and probe capacitance

SA00515

## NOTES:

1. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
2. The outputs are measured one at a time with one transition per measurement.


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 7.9 | 4.5 | 0.65 | 6.6 | 1.0 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.5 | $8^{\circ}$ |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PRC | JEDEC | EIAJ |  |  |  |
| SOT355-1 |  | MO-153AD |  |  | $-93-06-16$ |  |

## 10-bit bus switch with $10 \mathrm{k} \Omega$ pull-down

 termination resistors
## NOTES

10-bit bus switch with $10 \mathrm{k} \Omega$ pull-down termination resistors

## Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make changes at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381

All rights reserved. Printed in U.S.A.
Date of release: 09-99
Document order number:
9397-750-06413


[^0]:    H = High voltage level

