## FAIRCHILD

SEMICONDUCTOR

# 74ABT377 Octal D-Type Flip-Flop with Clock Enable

#### **General Description**

The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\text{CE}}$ ) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The  $\overrightarrow{CE}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

#### Features

Clock enable for address and data synchronization applications

January 1993

Revised November 1999


- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See ABT273 for master reset version
- See ABT373 for transparent latch version
- See ABT374 for 3-STATE version
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Disable time less than enable time to avoid bus contention

#### **Ordering Code:**

Order Number	Package Number	Package Description
74ABT377CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ABT377CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT377CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT377CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Descriptions
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
CE	Clock Enable (Active LOW)
CP	Clock Pulse Input
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs

#### **Truth Table**


Н

Operating Mode	Inputs			Output	
	СР	CE	D <sub>n</sub>	Q <sub>n</sub>	
Load "1"	~	I	h	Н	
Load "0"	~	Ι	-	L	
Hold	~	h	Х	No Change	
(Do Nothing)	х	н	Х	No Change	
HIGH Voltage Level L = LOW Voltage Level					

X = Immaterial \_\_\_\_ = LOW-to-HIGH Clock Transition

h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition

I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition



www.fairchildsemi.com

2

#### Absolute Maximum Ratings(Note 1)

# Recommended Operating Conditions

74ABT377

Storage Temperature	-65°C to +150°C	Conditions	
Ambient Temperature under Bias	-55°C to +125°C	Free Air Ambient Temperature	-40°C to +85°C
Junction Temperature under Bias	-55°C to +150°C	Supply Voltage	+4.5V to +5.5V
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V	Minimum Input Edge Rate (ΔV/Δt)	
Input Voltage (Note 2)	-0.5V to +7.0V	Data Input	50 mV/ns
Input Current (Note 2)	-30 mA to +5.0 mA	Enable Input	20 mV/ns
Voltage Applied to Any Output			
in the Disabled or			
Power-OFF State	-0.5V to +4.75V		
in the HIGH State	–0.5V to V <sub>CC</sub>		
Current Applied to Output			
in LOW State (Max)	Twice the rated $I_{OL} \left( mA \right)$	Note 1: Absolute maximum ratings are value	
DC Latchup Source Current	–500 mA	may be damaged or have its useful life impunder these conditions is not implied.	paired. Functional operation
(Across Comm Operating Range)		Note 2: Either voltage limit or current limit is so	ufficient to protect inputs
Over Voltage Latchup	$V_{CC} + 4.5V$		

# **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.5			v	Min	I <sub>OH</sub> = -3 mA
		2.0			v	IVIIT	I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current			1	μA Max	V <sub>IN</sub> = 2.7V (Note 3)	
				1	μΑ	IVIAX	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current			7	μA	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test			'	μΛ	IVIAX	v <sub>IN</sub> = 7.0v
IIL	Input LOW Current			-1	μA	Max	V <sub>IN</sub> = 0.5V (Note 3)
				-1	μΑ		$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
							All Other Pins Grounded
I <sub>OS</sub>	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
I <sub>CCH</sub>	Power Supply Current			50	μΑ	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			30	mA	Max	All Outputs LOW
ICCT	Maximum I <sub>CC</sub> /Input Outputs Enabled						$V_I = V_{CC} - 2.1V$
				1.5	mA	Max	Data Input $V_I = V_{CC} - 2.1V$
							All Others at $\mathrm{V}_{\mathrm{CC}}$ or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load			0.3	mA/	Max	Outputs Open (Note 4)
					MHz		One bit Toggling, 50% Duty Cyc

Note 3: Guaranteed but not tested.

Note 4: For 8 bits toggling,  $I_{CCD} < 0.5$  mA/MHz.

74ABT377

# **AC Electrical Characteristics**

# (SOIC Pack

Symbol			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$	
	Parameter						
		Min	Тур	Max	Min	Max	Í
f <sub>MAX</sub>	Maximum Clock Frequency	150	200		150		MHz
t <sub>PLH</sub>	Propagation Delay	2.2		6.0	2.2	6.0	ns
t <sub>PHL</sub>	CP to On	2.8		6.8	2.8	6.8	115

## **AC Operating Requirements**


Symbol	Parameter	$\label{eq:CC} \begin{split} \mathbf{T}_{A} &= +25^{\circ}\mathbf{C}\\ \mathbf{V}_{CC} &= +5.0\mathbf{V}\\ \mathbf{C}_{L} &= 50~\mathbf{pF} \end{split}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		Units	
		Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH	2.0		2.0		ns	
t <sub>S</sub> (L)	or LOW D <sub>n</sub> to CP	2.0		2.0		115	
t <sub>H</sub> (H)	Hold Time, HIGH	1.8		1.8		ns	
t <sub>H</sub> (L)	or LOW D <sub>n</sub> to CP	1.8		1.8		115	
t <sub>S</sub> (H)	Setup Time, HIGH	3.0		3.0			
t <sub>S</sub> (L)	or LOW CE to CP	3.0		3.0		ns	
t <sub>H</sub> (H)	Hold Time, HIGH	1.0		1.0			
t <sub>H</sub> (L)	or LOW CE to CP	1.0		1.0		ns	
t <sub>W</sub> (H)	Pulse Width, CP,	3.3		3.3		20	
t <sub>W</sub> (L)	HIGH or LOW	3.3		3.3		ns	


## Capacitance

(SOIC	Package)	(Note	5)

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	5	pF	$V_{CC} = 0V, T_A = 25^{\circ}C$
C <sub>OUT</sub> (Note 5)	Output Capacitance	9	pF	V <sub>CC</sub> = 5.0V


Note 5:  $C_{OUT}$  is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.







www.fairchildsemi.com

6







9

74ABT377 Octal D-Type Flip-Flop with Clock Enable