SMD Package



LP2967 Dual Micropower 150 mA Low-Dropout Regulator in micro SMD Package

General Description

The LP2967 is a 150 mA, dual fixed-output voltage regulator designed to provide ultra low-dropout and low noise in battery powered applications.

Using an optimized VIP (Vertically Integrated PNP) process, the LP2967 delivers unequalled performance in all specifications critical to battery powered designs:

Dropout Voltage: Typically 240 mV at 150 mA load, and 6 mV at 1 mA load for each output.

Ground Pin Current: Typically 1 mA at 150 mA load, and 200 μA at 1 mA load for each output.

Enhanced Stability: The LP2967 is stable with output capacitor ESR as low as $5 \text{ m}\Omega$, which allows the use of ceramic capacitors on the output.

Sleep Mode: Less than 2 μA quiescent current when SD pins are pulled low.

Smallest Possible Size: micro SMD package uses absolute minimum board space.

Precision Output: 1.25% tolerance.

Low Noise: By adding a 100 nF bypass capacitor, output noise can be reduced to 30 μV (typical).

Multiple voltage options, from 1.8V to 5.0V, are available. Consult factory for custom voltages.


Features

- Ultra low drop-out voltage
- Guaranteed 150mA output current, 300 mA peak
- Smallest possible size (micro SMD package)
- Requires minimum external components
- Stable with 2.2 µF tantalum or ceramic capacitor
- Output voltage accuracy ±1%
- < 2 µA quiescent current when shut down</p>
- Wide supply voltage range (16V max.)
- Low Z_{OUT}: 0.3Ω typical (10 Hz to 1 MHz)
- Over temperature/over current protection
- -40°C to +125°C junction temperature range
- Custom voltages available

Applications


- Cellular Phone
- Palmtop/Laptop Computer
- Personal Digital Assistance (PDA)
- Camcorder, Personal Stereo and Camera

Block Diagram



April 2003

Basic Application Circuit




*SD1 and SD2 must be actively terminated. Tie them to V_{IN} if their functions are not needed.


***Minimum capacitance are shown to ensure stability (may be increased without limit). *** Reduces output noise (may be omitted if application is not noise critical). Use ceramic or film type with very low leakage current.


Ordering Information

Output Voltage (V)		Grade	Order Information	Package	Supplied As	
V _{OUT1}	V _{OUT2}	Grade		Marking		
For MSOP	Package					
2.5	2.8	STD	LP2967IMM-2528	LCAB	1000 Units Tape and Reel	
2.5	2.8	STD	LP2967IMMX-2528	LCAB	3000 Units Tape and Reel	
2.5	3.3	STD	LP2967IMM-2533	LCBB	1000 Units Tape and Reel	
2.5	3.3	STD	LP2967IMMX-2533	LCBB	3000 Units Tape and Reel	
2.6	2.6	STD	LP2967IMM-2626	LCLB	1000 Units Tape and Reel	
2.6	2.6	STD	LP2967IMMX-2626	LCLB	3000 Units Tape and Reel	
2.8	2.8	STD	LP2967IMM-2828	LAQB	1000 Units Tape and Reel	
2.8	2.8	STD	LP2967IMMX-2828	LAQB	3000 Units Tape and Reel	
2.8	3.3	STD	LP2967IMM-2833	LCCB	1000 Units Tape and Reel	
2.8	3.3	STD	LP2967IMMX-2833	LCCB	3000 Units Tape and Reel	
For 8-Bum	p micro SMD Pac	kage (BPA08)				
1.8	2.5	STD	LP2967IBP-1825	L0P	1000 Units Tape and Reel	
1.8	2.5	STD	LP2967IBPX-1825	L0P	3500 Units Tape and Reel	
1.8	3.3	STD	LP2967IBP-1833	L0R	1000 Units Tape and Reel	
1.8	3.3	STD	LP2967IBPX-1833	L0R	3500 Units Tape and Reel	
2.5	2.8	STD	LP2967IBP-2528	CA	1000 Units Tape and Reel	
2.5	2.8	STD	LP2967IBPX-2528	CA	3500 Units Tape and Reel	
2.5	3.3	STD	LP2967IBP-2533	СВ	1000 Units Tape and Reel	
2.5	3.3	STD	LP2967IBPX-2533	СВ	3500 Units Tape and Reel	
2.6	2.6	STD	LP2967IBP-2626	CL	1000 Units Tape and Reel	
2.6	2.6	STD	LP2967IBPX-2626	CL	3500 Units Tape and Reel	
2.8	2.8	STD	LP2967IBP-2828	AQ	1000 Units Tape and Reel	
2.8	2.8	STD	LP2967IBPX-2828	AQ	3500 Units Tape and Reel	



Package Outline and Connection Diagram





Pin Description

Name	Pin Number		Function	
Indille	micro SMD	MSOP	Function	
V _{OUT} 2	A1	7	Output voltage of the second LDO	
SD2	B1	6	Shutdown input for the second LDO	
BYPASS	C1	5	Bypass capacitor for the bandgap	
GND	C2	-	Ground Substrate	
GND	C3	4	Common Ground	
SD1	B3	3	Shutdown input for the first LDO	
V _{OUT} 1	A3	2	Output voltage of the first LDO	
V _{IN}	A2	1, 8	Common input voltage for both LDOs	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	–65°C to +150°C
Lead Temp. (IR reflow, 10 sec.)	245°C
Pad Temp. (IR reflow, 10 sec.)	245°C
Operating Junction Temp. Range	-40°C to +125°C
Power Dissipation (Note 4)	Internally Limited

ESD Rating (Note 2)1.5kVInput Supply Voltage (Survival)-0.3V to +16VInput Supply Voltage (Operating)2.1V to +16VShutdown Input Voltage (Survival)-0.3V to +16VOutput Voltage (Survival) (Note 4)-0.3V to +16VIourt (Survival)Short Circuit ProtectedInput-Output Voltage (Survival),-0.3V to + 16V(Note 5)-0.3V to + 16V

Electrical Characteristics

Limits in standard typeface are for $T_j = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating junction temperature range. Unless otherwise specified, $V_{IN} = V_{O(NOM)} + 1$ V, $I_L = 1$ mA, $C_{IN} = 1\mu$ F, $C_{OUT} = 4.7\mu$ F, $V_{ON/OFF} = 1.6$ V.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
Operating Spec	ifications						
Vo	Output Voltage	I _{LOAD} = 1mA	-1.25		1.25	%	
	Tolerance	$1 \text{mA} < I_{\text{LOAD}} < 150 \text{ mA}$	-3.0		3.0		
$\Delta V_{O} / \Delta V_{IN}$	Line Regulation	$V_{O}(NOM) + 1V < V_{IN} < 16V$			0.08	%/V	
$\Delta V_O / \Delta I_{LOAD}$	Load Regulation	$V_{IN} = V_{O(NOM)} + 1V$ (Note 6)		-5		mV/V	
		$1 \text{mA} < I_{\text{LOAD}} < 150 \text{ mA}$					
		I _{LOAD} = 1mA		6	10	mV	
					15		
	Dropout Voltage	$I_{LOAD} = 50 \text{mA}$ $I_{LOAD} = 150 \text{mA}$		100	125		
(V _{IN} - V _O) Min.	(Note 7)				180		
					290		
					425		
Operating Curr	ents						
		Both Regulators ON					
		I_{LOAD} (1 and 2) = 1mA		200	300		
	Quiescent Current	I _{LOAD} (1 and 2) = 150mA		1700	5000		
		One Regulator OFF					
Ι _Q		I _{LOAD} (1 and 2) = 1mA 180 I _{LOAD} (1 and 2) = 150mA 1000 Both Regulators OFF		250	μA 		
				2500			
		(Shutdown)			2		
I _{PEAK}	Peak Output	$V_{O} < V_{OUT}(NOM) - 5\%$	200	450		mA	
	Current						
Control Inputs	(SD1, SD2)						
V _{IN} (H)	Regulator ON		1.6	1.4		V	
	Control Input						
	Voltage						
V _{IN} (L)	Regulator OFF	$V_{\rm O} < V_{\rm OUT}(\rm NOM) - 5\%$	0.300	0.8		V	
	Control Input						
	Voltage						
I _{ON/OFF}	Control Input	$V_{(SD)} = 0V$			-2	μΑ	
	Current	$V_{(SD)} = 5V$			7		
Dynamic Chara	1		_	· · · · · · · · · · · · · · · · · · ·			
e _n	Output Noise	$C_{BYPASS} = 100nF$, 300 to		30		μV rms	
	Voltage	100kHz					

LP2967

Electrical Characteristics (Continued)

Limits in standard typeface are for $T_j = 25^{\circ}C$, and limits in **boldface type** apply over the full operating junction temperature range. Unless otherwise specified, $V_{IN} = V_{O(NOM)} + 1V$, $I_L = 1$ mA, $C_{IN} = 1\mu$ F, $C_{OUT} = 4.7\mu$ F, $V_{ON/OFF} = 1.6V$.

Symbol	Parameter	r Conditions		Тур	Max	Units
RR	Ripple Rejection	$C_{\text{BYPASS}} = 100\text{nF}, V_{\text{IN}} = V_{O(\text{NOM})} + 1\text{V} + 100\text{mV} \text{ p-p}$ square wave (trise and tfall = 100ns) F = 120Hz F = 800Hz F = 100Hz F = 1600Hz F = 10kHz F = 10kHz F = 100kHz		-52 -54 -56 -58 -50 -47		dB
Xtalk	Crosstalk Rejection	$F = 1MHz$ $\Delta I_{LOAD} 1 = 150 \text{ mA at 1kHz rate}$ $(15 \text{ mA/}\mu\text{s rise and fall slope})$ $I_{LOAD} 2 = 1\text{mA}$ $\Delta V_{OUT} 2/ \Delta V_{OUT} 1$ $\Delta I_{LOAD} 2 = 150 \text{ mA at 1KHz rate}$ $(15 \text{ mA/}\mu\text{s rise and fall slope})$ $I_{LOAD} 1 = 1\text{mA}$ $\Delta V_{OUT} 2/ \Delta V_{OUT} 1$		-70 -100 -100		dB

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Rating is for the human body mode, a 100pF capacitor discharged through a $1.5k\Omega$ resistor into each pin.

Note 3: The maximum allowable power dissipation is calculated by using $P_{DMAX} = (T_{JMAX} - T_A/\theta_{JA}, where T_{JMAX}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance of the specified package. Therefore, the maximum power dissipation must be derated at elevated temperatures and is limited by T_{JMAX} , θ_{JA} and $_A$.


Note 4: If used in a dual-supply system where the regulator load is returned to a negative supply, the LP2967 output must be diode-clamped to ground.


Note 5: The output PNP structure contains a diode between the V_{IN} and V_{OUT} terminals that is normally reverse-biased. Reversing the polarity from V_{IN} and V_{OUT} will turn on this diode.

Note 6: Load regulation excursion over temperature is included in Output Voltage Tolerance.

Note 7: The dropout voltage of a regulator is defined as the minimum input-to-output differential required to stay within 100mV of the output voltage measured with a 1V differential.










10114257

Dropout Voltage vs Temp. and Load










10114216


Ground Pin Current vs Temp. and Load








Input Current vs V_{IN} (V_{OUT} = 3.3V)




Shutdown Current vs Shutdown Voltage




LP2967


Typical performance Characteristics Unless otherwise specified: $C_{IN} = 1\mu$ F, $C_{OUT} = 4.7\mu$ F, $V_{ON/OFF} = 1.6$ V, $I_L = 1$ mA, $T_A = 25$ °C. (Continued)




TIME (50 μ s/div)

Short Circuit Current vs Time









10114222

Line Transient Reponse



10114223





I_{LOAD} 2

50 mA/div

10114235

150 mA 🔶

0 A 0

TIME (50 μ s/div)

10 mV/div

I_{LOAD} 2

50 mA/div


150 mA

10114236


0 A 0

TIME (50 μ s/div)











Ripple Rejection vs Frequency


10114248





LP2967





Application Hints

EXTERNAL CAPACITORS

The LP2967 low dropout regulator requires two external capacitors, $C_{\rm IN}$ and $C_{\rm OUT}$ to assure the device's output stability. $C_{\rm BYPASS}$ may be used to reduce output noise. The capacitors must be correctly selected with respect to capacitance values for all three capacitors and ESR value for $C_{\rm OUT}.$


Input Capacitor


An input capacitor with a minimum capacitance value of 1μ F is required between the LP2967 input and ground (the amount of capacitance may be increased without limit). This capacitor must be located a distance of not more than 0.5 inches from the input pin and returned to a clean analog ground. Any good quality ceramic or tantalum may be used for this capacitor.

Output Capacitor


The output capacitor must meet the requirement for minimum capacitance value of 2.2 μF and also have an appropriate ESR (equivalent series resistance) value. The LP2967 is actually designed to work with ceramic or tantalum output capacitors, utilizing circuitry which allows the regulator to be stable with an output capacitor whose ESR is as low as 4 m Ω . It may also be possible to use a film capacitor at the output, but this type is not as attractive for reasons of size and cost.

Important: The output capacitor must maintain its ESR in the stable region over the full operating temperature range of the application to assure stability. The minimum required amount of output capacitance is $2.2 \ \mu$ F. Output capacitor size can be increased without limit. It is important to remember that capacitor tolerance and variation with temperature must be taken into consideration when selecting an output capacitance is provided over the full operating temperature range.







LP2967-3.3V Region of Stability with 4.7 µF Cout



LP2967-2.5V Region Of Stability with 10 μF C_{OUT}








Application Hints (Continued)

LP2967-2.5V Region Of Stability with 2.2 µF Court



No-Load Operation

If a 2.2 μ F output capacitor is used, the minimum stable ESR value rises to about 0.5 Ω **at load currents below 1 mA**. If the minimum output load is < 1 mA (with C_{OUT} = 2.2 μ F), a Tantalum output capacitor should be used (the ESR of a ceramic will be too low). It should be noted that if a 4.7 μ F (or larger) output capacitor is used, the part is fully stable with either Tantalum or ceramic from no load to full load output current.

Bypass Capacitor

Connecting a 10 nF capacitor to the Bypass pin significantly reduces noise on the regulator output. It should be noted that the capacitor is connected directly to a high impedance circuit in the bandgap reference. Because this circuit has only a few microamperes flowing into it, any significant loading on this node will cause a change in the regulated output voltage. For this reason, DC leakage current through the noise bypass capacitor must never exceed 100 nA, and should be kept as low as possible for best output voltage accuracy. The types of capacitors best suited for the noise bypass capacitor are ceramic and film capacitors. High guality ceramic capacitors with either NPO or COG dielectric typically have very low leakage. 10 nF polypropylene and polycarbonate film capacitors are available in small surface mount packages and typically have extremely low leakage current.

CAPACITOR CHARACTERISTICS

Ceramic

Ceramic capacitors have the lowest ESR values, which make them best for eliminating high frequency noise. The outputs of LP2967 require a minimum of 2.2 μ F of capacitance. The ESR of a typical 2.2 μ F ceramic capacitor is in the range of 4 m Ω to 20 m Ω , which easily meets the ESR limits required for stability by the LP2967. One disadvantage of

ceramic capacitors is that their capacitance can vary with temperature. Most large value ceramic capacitors are manufactured with the Z5U or Y5V temperature characteristic, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C. This could cause problems if a 2.2 μF capacitor were used on the output since it will drop down to approximately 1 μF at high ambient temperatures. This could cause the LP2967 to oscillate. If Z5U or Y5V capacitors are used on the output, a minimum capacitance value of 4.7 μF must be used.

A better choice for temperature coefficient in ceramic capacitors is X7R or X5R which hold the capacitance to within $\pm 15\%$ over the full temperature range. Unfortunately, the larger values of capacitance are not offered by all manufacturers in the X7R dielectric.

Tantalum

For the LP2967, tantalum capacitors are less desirable than ceramic for use as output capacitors because they are typically more expensive when comparing equivalent capacitance and voltage ratings in the 2.2 μ F to 4.7 μ F range of capacitance. Tantalum capacitors have good temperature stability: a 4.7 μ F was tested and showed a 10% decline in capacitance as the temperature was decreased from +125°C to -40°C while the ESR increased by about 2:1 over the same range of temperatures. This increase in ESR at lower temperatures can cause oscillations when marginal quality capacitors are used and the upper limit for ESR value is exceeded.

Aluminum

The large physical size of aluminum electrolytic capacitors make them unattractive for use with the LP2967. Their ESR characteristics are also not well suited to the requirements of LDO regulators. The ESR of an aluminum electrolytic is higher than that of a tantalum, and it also varies greatly with temperature. A typical aluminum electrolytic can exhibit an ESR increase of 50X when going from 20°C to -40°C. Also, some aluminum electrolytic capacitors can not be used below -25°C because the electrolyte will freeze.

SHUTDOWN OPERATION

The two LDO regulators in the LP2967 have independent shutdown pins. A low logic level signal at either of the shutdown pins SD1 or SD2 will turn off the corresponding regulator output V_{OUT} 1 or V_{OUT} 2. Pins SD1 and SD2 must be terminated by tying them to V_{IN} for a proper operation when the shutdown function is not required.

REVERSE CURRENT PATH

The internal power transistor in the LP2967 has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output is pulled above the input in an application, then current flows from the output to the input if the parasitic diode gets forward biased. The output can be pulled above the input as long as the current in the parasitic diode is limited to 150mA.

LP2967

Application Hints (Continued)

MAXIMUM POWER DISSAIPATION CAPABILITY

Each output pin the LP2967 can deliver a current of up to 150mA over the full operating junction temperature range. However, the maximum output current must be derated at higher ambient temperature to ensure the junction temperature does not exceed 125°C. Under all possible conditions, the junction temperatures must be within the range specified under operating conditions. The LP2967 is available in MSOP-8 package and 8-bump micro SMD. The junction to


ambient temperature coefficient (θ_{JA}) for an MSOP-8 package is 235°C/W and the 8-bump micro SMD with minimum copper area is 220°C/W. The total power dissipation of the device is given by:


$$PD = (V_{IN} - V_{OUT}1) I_{OUT}1 + (V_{IN} - V_{OUT}2) I_{OUT}2$$

The maximum power dissipation, PDmax, that the device can tolerate can be calculated by using the formula:

$$PDmax = (T_{JMAX} - T_A) / \theta_{JA}$$

where T_{JMAX} is the maximum specified junction temperature (125°C), and T_A is the maximum ambient temperature.





LP2967 Dual Micropower 150 mA Low-Dropout Regulator in micro SMD Package

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.