

### 450MHz Differential Twisted-Pair Drivers

The EL5173 and EL5373 are single and triple high bandwidth amplifiers with a fixed gain of 2. They are primarily targeted for applications such as driving twisted-pair lines in component video applications. The inputs can be in either single-ended or differential form but the outputs are always in differential form.

The output common mode level for each channel is set by the associated REF pin, which have a -3dB bandwidth of over 190MHz. Generally, these pins are grounded but can be tied to any voltage reference.

All outputs are short circuit protected to withstand temporary overload condition.

The EL5173 and EL5373 are specified for operation over the full -40°C to +85°C temperature range.

### Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL5173IS	8-Pin SO	-	MDP0027
EL5173IS-T7	8-Pin SO	7"	MDP0027
EL5173IS-T13	8-Pin SO	13"	MDP0027
EL5173IY	8-Pin MSOP	-	MDP0043
EL5173IY-T7	8-Pin MSOP	7"	MDP0043
EL5173IY-T13	8-Pin MSOP	13"	MDP0043
EL5373IU	24-Pin QSOP	-	MDP0040
EL5373IU-T7	24-Pin QSOP	7"	MDP0040
EL5373IU-T13	24-Pin QSOP	13"	MDP0040
EL5373IUZ (See Note)	24-Pin QSOP (Pb-free)	-	MDP0040
EL5373IUZ-T7 (See Note)	24-Pin QSOP (Pb-free)	7"	MDP0040
EL5373IUZ-T13 (See Note)	24-Pin QSOP (Pb-free)	13"	MDP0040

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

### Features


- Pb-free available as an option
- Fully differential inputs and outputs
- Differential input range  $\pm 2.3V$
- 450MHz 3dB bandwidth at fixed gain of 2
- 900V/ $\mu s$  slew rate (EL5173)
- 1100V/ $\mu s$  slew rate (EL5373)
- Single 5V or dual  $\pm 5V$  supplies
- 40mA maximum output current
- Low power - 12mA per channel

### Applications


- Twisted-pair drivers
- Differential line drivers
- VGA over twisted-pairs
- ADSL/HDSL drivers
- Single ended to differential amplification
- Transmission of analog signals in a noisy environment

### Pinouts

**EL5173**  
(8-PIN SO, MSOP)  
TOP VIEW



**EL5373**  
(24-PIN QSOP)  
TOP VIEW



# EL5173, EL5373

## Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Supply Voltage (V <sub>S+</sub> to V <sub>S-</sub> ) . . . . . 12.6V	Operating Junction Temperature . . . . . +135°C
Maximum Output Current . . . . . ±60mA	Recommended Operating Temperature . . . . . -40°C to +85°C
Storage Temperature Range . . . . . -65°C to +150°C	Power Dissipation . . . . . See Curves

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

*IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T<sub>J</sub> = T<sub>C</sub> = T<sub>A</sub>*

## Electrical Specifications V<sub>S+</sub> = +5V, V<sub>S-</sub> = -5V, T<sub>A</sub> = 25°C, V<sub>IN</sub> = 0V, R<sub>LD</sub> = 200Ω, C<sub>LD</sub> = 1pF, Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
<b>AC PERFORMANCE</b>						
BW	-3dB Bandwidth			450		MHz
BW	±0.1dB Bandwidth			60		MHz
SR	Slew Rate - EL5173	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%	750	900		V/μs
	Slew Rate - EL5373	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%	900	1100		V/μs
T <sub>STL</sub>	Settling Time to 0.1%	V <sub>OUT</sub> = 2V <sub>P-P</sub>		10		ns
OS	Overshoot	V <sub>ODP-P</sub> = 2V		10		%
T <sub>OVR</sub>	Output Overdrive Recovery Time			10		ns
V <sub>REFBW</sub> (-3dB)	V <sub>REF</sub> -3dB Bandwidth	A <sub>V</sub> = 1, C <sub>LD</sub> = 2.7pF		190		MHz
V <sub>REFSR+</sub>	V <sub>REF</sub> Slew Rate - Rise	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		200		V/μs
V <sub>REFSR-</sub>	V <sub>REF</sub> Slew Rate - Fall	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		125		V/μs
V <sub>N</sub>	Input Voltage Noise	f = 10kHz		25		nV/√Hz
HD2	Second Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		84		dBc
HD2	Second Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		71		dBc
HD3	Third Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		62		dBc
HD3	Third Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		53		dBc
dG	Differential Gain at 3.58MHz	R <sub>LD</sub> = 300Ω, A <sub>V</sub> = 2		0.05		%
dθ	Differential Phase at 3.58MHz	R <sub>LD</sub> = 300Ω, A <sub>V</sub> = 2		0.08		°
e <sub>S</sub>	Channel Separation - for EL5373 only	at 1MHz		90		dB
<b>INPUT CHARACTERISTICS</b>						
V <sub>OS</sub>	Input Referred Offset Voltage			±3	±30	mV
I <sub>IN</sub>	Input Bias Current (V <sub>IN</sub> , V <sub>INB</sub> )	EL5173	-21	-11	-5	μA
		EL5373	-21	-13	-5	μA
I <sub>REF</sub>	INput Bias Current at REF		1	2.3	5	μA
Gain	Gain Accuracy	V <sub>IN</sub> = ±1V	1.97	1.99	2.01	V
R <sub>IN</sub>	Differential Input Resistance			150		kΩ
C <sub>IN</sub>	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range		±2	±2.3		V
CMIR+	Common Mode Positive Input Range at V <sub>IN+</sub> , V <sub>IN-</sub>		3.1	3.4		V
CMIR-	Common Mode Negative Input Range at V <sub>IN+</sub> , V <sub>IN-</sub>			-4.5	-4.2	V
V <sub>REFIN+</sub>	Reference Input - Positive	V <sub>IN+</sub> = V <sub>IN-</sub> = 0V	3.3	3.7		V

## EL5173, EL5373



**Electrical Specifications**  $V_{S+} = +5V$ ,  $V_{S-} = -5V$ ,  $T_A = 25^\circ C$ ,  $V_{IN} = 0V$ ,  $R_{LD} = 200\Omega$ ,  $C_{LD} = 1pF$ , Unless Otherwise Specified (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{REFIN-}$	Reference Input - Negative	$V_{IN+} = V_{IN-} = 0V$		-3.3	-3	V
$V_{REFOS}$	Output Offset Relative to $V_{REF}$		-100	50	+100	mV
CMRR	Input Common Mode Rejection Ratio	$V_{IN} = \pm 2.5V$	60	80		dB
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OUT}$ (EL5173)	Positive Output Voltage Swing	$R_{LD} = 200\Omega$	3.3	3.67		V
	Negative Output Voltage Swing			-3.3	-3	V
$V_{OUT}$ (EL5373)	Positive Output Voltage Swing	$R_{LD} = 200\Omega$	3.7	4		V
	Negative Output Voltage Swing			-3.7	-3.4	V
$I_{OUT(Max)}$	Maximum Output Current	$R_L = 10\Omega$ (EL5173)	$\pm 45$	$\pm 55$		mA
		$R_L = 10\Omega$ (EL5373)	$\pm 40$	$\pm 50$		mA
$R_{OUT}$	Output Impedance			60		$m\Omega$
<b>SUPPLY</b>						
$V_{SUPPLY}$	Supply Operating Range	$V_{S+}$ to $V_{S-}$	4.75		11	V
$I_{S(ON)}$	Power Supply Current - Per Channel		9	12	14	mA
$I_{S(OFF)+}$ (EL5173)	Positive Power Supply Current - Disabled	$\overline{EN}$ pin tied to 4.8V	60	80	100	$\mu A$
$I_{S(OFF)-}$ (EL5173)	Negative Power Supply Current - Disabled		-150	-120	-90	$\mu A$
$I_{S(OFF)+}$ (EL5373)	Positive Power Supply Current - Disabled	$\overline{EN}$ pin tied to 4.8V	0.5	2	10	$\mu A$
$I_{S(OFF)-}$ (EL5373)	Negative Power Supply Current - Disabled		-150	-120	-90	$\mu A$
PSRR	Power Supply Rejection Ratio	$V_S$ from $\pm 4.5V$ to $\pm 5.5V$	60	73		dB
<b>ENABLE</b>						
$t_{EN}$	Enable Time			100		ns
$t_{DS}$	Disable Time			1.2		$\mu s$
$V_{IH}$	$\overline{EN}$ Pin Voltage for Power-Up				$V_{S+}$ -1.5	V
$V_{IL}$	$\overline{EN}$ Pin Voltage for Shut-Down		$V_{S+}$ -0.5			V
$I_{IH-EN}$	$\overline{EN}$ Pin Input Current High - Per Channel	At $V_{EN} = 5V$		40	60	$\mu A$
$I_{IL-EN}$	$\overline{EN}$ Pin Input Current Low - Per Channel	At $V_{EN} = 0V$	-5	-2.5		$\mu A$

### Pin Descriptions

EL5173	EL5373	PIN NAME	PIN FUNCTION
1	2, 6, 10	IN+, INP1, 2, 3	Non-inverting inputs
2	1	$\overline{EN}$	ENABLE
3	3, 7, 11	IN-, INN1, 2, 3	Inverting inputs, note that on EL5173, this pin is also the REF pin
4	4, 8, 12	REF1, 2, 3	Reference inputs, sets common-mode output voltage
5	14, 17, 23	OUT-, OUT1B, 2B, 3B	Inverting outputs
6	21	VS+, VSP	Positive supply
7	20	VS-, VSN	Negative supply
8	15, 18, 24	OUT+, OUT1, 2, 3	Non-inverting outputs
	5, 9, 13, 16, 19, 22	NC	No connect; grounded for best crosstalk performance

## Connection Diagrams



EL5173, EL5373

Typical Performance Curves




FIGURE 1. FREQUENCY RESPONSE




FIGURE 2. FREQUENCY RESPONSE vs  $R_{LD}$




FIGURE 3. SMALL SIGNAL FREQUENCY RESPONSE vs  $C_{LD}$




FIGURE 4. FREQUENCY RESPONSE vs  $V_{REF}$




FIGURE 5. PSRR vs FREQUENCY




FIGURE 6. COMMON MODE REJECTION vs FREQUENCY

Typical Performance Curves (Continued)




FIGURE 7. DIFFERENTIAL MODE OUTPUT BALANCE ERROR vs FREQUENCY




FIGURE 8. INPUT VOLTAGE NOISE vs FREQUENCY




FIGURE 9. CHANNEL SEPARATION vs FREQUENCY




FIGURE 10. SMALL SIGNAL BANDWIDTH vs SUPPLY VOLTAGE




FIGURE 11. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 12. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE

Typical Performance Curves (Continued)




FIGURE 13. HARMONIC DISTORTION vs  $R_{LD}$




FIGURE 14. HARMONIC DISTORTION vs FREQUENCY




FIGURE 15. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 16. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 17.  $V_{COM}$  TRANSIENT RESPONSE




FIGURE 18. ENABLED RESPONSE

Typical Performance Curves (Continued)




FIGURE 19. DISABLED RESPONSE




FIGURE 20. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





FIGURE 21. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE



## Simplified Schematic



## Description of Operation and Application Information

### Product Description

The EL5173 and EL5373 are wide bandwidth, low power and single/differential ended to differential output amplifiers. They have a fixed gain of 2. The EL5173 is a single channel differential amplifier. The EL5373 is a triple channel differential amplifier. The EL5173 and EL5373 have a  $-3\text{dB}$  bandwidth of  $450\text{MHz}$  while driving a  $200\Omega$  differential load. The EL5173 and EL5373 are available with a power down feature to reduce the power while the amplifiers are disabled.

### Input, Output and Supply Voltage Range

The EL5173 and EL5373 have been designed to operate with a single supply voltage of  $5\text{V}$  to  $10\text{V}$  or a split supplies with its total voltage from  $5\text{V}$  to  $10\text{V}$ . The amplifiers have an input common mode voltage range from  $-4.5\text{V}$  to  $3.4\text{V}$  for  $\pm 5\text{V}$  supply. The differential mode input range (DMIR) between the two inputs is from  $-2.3\text{V}$  to  $+2.3\text{V}$ . The input voltage range at the REF pin is from  $-3.3\text{V}$  to  $3.7\text{V}$ . If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal distorted.

The output of the EL5173 and EL5373 can swing from  $-3.3\text{V}$  to  $3.6\text{V}$  at  $200\Omega$  differential load at  $\pm 5\text{V}$  supply. As the load resistance becomes lower, the output swing is reduced.

### Differential and Common Mode Gain Settings

As shown at the simplified schematic, since the feedback resistors  $R_F$  and the gain resistor are integrated with  $200\Omega$  and  $400\Omega$ , the EL5173 and EL5373 have a fixed gain of 2. The common mode gain is always one.

### Driving Capacitive Loads and Cables

The EL5173 and EL5373 can drive  $16\text{pF}$  differential capacitor in parallel with  $200\Omega$  differential load with less than  $3.5\text{dB}$  of peaking. If less peaking is desired in applications, a small series resistor (usually between  $5\Omega$  to  $50\Omega$ ) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

### Disable/Power-Down

The EL5173 and EL5373 can be disabled and placed their outputs in a high impedance state. The turn off time is about  $1.2\mu\text{s}$  and the turn on time is about  $100\text{ns}$ . When disabled, the amplifier's supply current is reduced to  $40\mu\text{A}$  for  $I_{S+}$  and  $2.5\mu\text{A}$  for  $I_{S-}$  typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied logic signal is relative to  $V_{S+}$  pin. Letting the  $\overline{\text{EN}}$  pin float or applying a signal that is less than  $1.5\text{V}$  below  $V_{S+}$  will enable the amplifier. The amplifier will be disabled when the signal at  $\overline{\text{EN}}$  pin is above  $V_{S+} - 0.5\text{V}$ .

### Output Drive Capability

The EL5173 and EL5373 have internal short circuit protection. Its typical short circuit current is  $\pm 55\text{mA}$ . If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed.

Maximum reliability is maintained if the output current never exceeds  $\pm 60\text{mA}$ . This limit is set by the design of the internal metal interconnect.

**Power Dissipation**

With the high output drive capability of the EL5173 and EL5373 it is possible to exceed the  $125^\circ\text{C}$  absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}}$$

Where:

- $T_{JMAX}$  = Maximum junction temperature
- $T_{AMAX}$  = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$PD = i \times \left( V_S \times I_{SMAX} + V_S \times \frac{\Delta V_O}{R_{LD}} \right)$$

Where:

- $V_S$  = Total supply voltage
- $I_{SMAX}$  = Maximum quiescent supply current per channel
- $\Delta V_O$  = Maximum differential output voltage of the application
- $R_{LD}$  = Differential load resistance
- $I_{LOAD}$  = Load current
- $i$  = Number of channels

By setting the two  $PD_{MAX}$  equations equal to each other, we can solve the output current and  $R_{LOAD}$  to avoid the device overheat.

**Power Supply Bypassing and Printed Circuit Board Layout**

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the  $V_{S-}$  pin is connected to the ground plane, a single  $4.7\mu\text{F}$  tantalum capacitor in parallel with a  $0.1\mu\text{F}$  ceramic capacitor from  $V_{S+}$  to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the  $V_{S-}$  pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

**Typical Applications**

Twisted pair cable driver





FIGURE 22. TWISTED PAIR CABLE DRIVER

SO Package Outline Drawing




Drawing #: MDP0027  
 Rev: L  
 Date: 2/15/01  
 Units: Inches  
 JEDEC Reg: MS-012/013

PACKAGE OUTLINE DRAWING  
 SMALL OUTLINE (SO) PACKAGE FAMILY

**élan**tec Semiconductor, Inc.  
 HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS


MSOP Package Outline Drawing



- Notes:
- (1) Plastic or metal protrusions of 0.15 mm maximum per side are not included.
  - (2) Plastic interlead protrusions of 0.25 mm maximum per side are not included.
  - (3) Dimensions "D" and "E1" are measured at Datum Plane "H".
  - (4) Dimensioning and tolerancing per ASME Y14.5M-1994.

Drawing #: MDP0043	PACKAGE OUTLINE DRAWING MINI SO PACKAGE (MSOP) PACKAGE FAMILY  Semiconductor, Inc. <small>HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS</small>
Rev: C	
Date: 6/14/99	
Units: mm	
JEDEC Reg: M0-187	

QSOP Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <http://www.intersil.com/design/packages/index.asp>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)