Hitachi Microcomputer H8/3032 Series Hardware Manual



Preface

The H8/3032 Series is a series of high-performance single-chip microcontrollers that integrate system supporting functions together with an H8/300H CPU core.

The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address space.*

The on-chip system supporting functions include ROM, RAM, a 16-bit integrated timer unit (ITU), a programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial communication interface (SCI), an A/D converter, I/O ports, and other facilities.

The three operating modes offer a choice of expanded mode and single-chip mode, enabling the H8/3032 Series to adapt quickly and flexibly to a variety of conditions.

This manual describes the H8/3032 Series hardware. For details of the instruction set, refer to the H8/300H Programming Manual.

Note: * The H8/3032 Series has a maximum address space of 1 Mbyte.



Contents

Section	on 1	Overview	1
1.1	Overviev	v]
1.2	Block Di	agram	4
1.3	Pin Desc	ription	6
	1.3.1	Pin Arrangement	6
	1.3.2	Pin Functions	7
1.4	Pin Func	tions	10
Section	on 2	CPU	15
2.1	Overviev	v	15
	2.1.1	Features	15
	2.1.2	Differences from H8/300 CPU	16
2.2	CPU Ope	erating Modes	17
2.3	Address	Space	18
2.4	Register	Configuration	19
	2.4.1	Overview	19
	2.4.2	General Registers	20
	2.4.3	Control Registers	21
	2.4.4	Initial CPU Register Values	22
2.5	Data For	mats	23
	2.5.1	General Register Data Formats	23
	2.5.2	Memory Data Formats	24
2.6	Instruction	on Set	26
	2.6.1	Instruction Set Overview	26
	2.6.2	Instructions and Addressing Modes	27
	2.6.3	Tables of Instructions Classified by Function	28
	2.6.4	Basic Instruction Formats	38
	2.6.5	Notes on Use of Bit Manipulation Instructions	39
2.7	Addressi	ng Modes and Effective Address Calculation	39
	2.7.1	Addressing Modes	39
	2.7.2	Effective Address Calculation	42
2.8	Processir	ng States	46
	2.8.1	Overview	46
	2.8.2	Program Execution State	47
	2.8.3	Exception-Handling State	47
	2.8.4	Exception-Handling Sequences	
	2.8.5	Reset State	50
	2.8.6	Power-Down State	50

2.9	Basic O	perational Timing	51
	2.9.1	Overview	51
	2.9.2	On-Chip Memory Access Timing	51
	2.9.3	On-Chip Supporting Module Access Timing	53
	2.9.4	Access to External Address Space	54
Sect	ion 3	MCU Operating Modes	55
3.1	Overvie	ew	55
	3.1.1	Operating Mode Selection	55
	3.1.2	Register Configuration	56
3.2	Mode C	Control Register (MDCR)	57
3.3	System	Control Register (SYSCR)	58
3.4	Operation	ng Mode Descriptions	60
	3.4.1	Mode 1	60
	3.4.2	Mode 2	60
	3.4.3	Mode 3	60
3.5	Pin Fun	ctions in Each Operating Mode	61
3.6		y Map in Each Operating Mode	61
Sect	ion 4	Exception Handling	65
4.1	Overvie	ew	65
	4.1.1	Exception Handling Types and Priority	65
	4.1.2	Exception Handling Operation	65
	4.1.3	Exception Vector Table	66
4.2	Reset	•	67
	4.2.1	Overview	67
	4.2.2	Reset Sequence	67
	4.2.3	Interrupts after Reset	69
4.3	Interrup	ots	70
4.4	_	struction	71
4.5		tatus after Exception Handling	72
4.6		n Stack Usage	73
Sect	ion 5	Interrupt Controller	75
5.1	Overvie	2W	75
	5.1.1	Features	75
	5.1.2	Block Diagram	76
	5.1.3	Pin Configuration	77
	5.1.4	Register Configuration	77
5.2	Register	r Descriptions	78
	5.2.1	System Control Register (SYSCR)	78

	5.2.2	Interrupt Priority Registers A and B (IPRA, IPRB)	. 79
	5.2.3	IRQ Status Register (ISR)	. 85
	5.2.4	IRQ Enable Register (IER)	. 86
	5.2.5	IRQ Sense Control Register (ISCR)	. 87
5.3	Interrup	ot Sources	. 88
	5.3.1	External Interrupts	. 88
	5.3.2	Internal Interrupts	. 89
	5.3.3	Interrupt Vector Table	. 89
5.4	Interrup	ot Operation	. 92
	5.4.1	Interrupt Handling Process	. 92
	5.4.2	Interrupt Sequence	. 97
	5.4.3	Interrupt Response Time	. 98
5.5	Usage N	Notes	. 99
	5.5.1	Contention between Interrupt and Interrupt-Disabling Instruction	. 99
	5.5.2	Instructions that Inhibit Interrupts	. 100
	5.5.3	Interrupts during EEPMOV Instruction Execution	. 100
Sect	ion 6	Bus Controller	101
6.1		ew	
0.1	6.1.1	Features	
	6.1.2	Block Diagram	
	6.1.3	Input/Output Pins	
	6.1.4	Register Configuration.	
6.2		r Descriptions	
0.2	6.2.1	Access State Control Register (ASTCR)	
	6.2.2	Wait Control Register (WCR)	
	6.2.3	Wait State Controller Enable Register (WCER)	
6.3		on	
0.5	6.3.1	Area Division	
	6.3.2	Bus Control Signal Timing	
	6.3.3	Wait Modes	
	6.3.4	Interconnections with Memory (Example)	
6.4		Notes	
0.4	6.4.1	Register Write Timing	
	ion 7	I/O Ports	
7.1		ew	
7.2	Port 1		
	7.2.1	Overview	
	7.2.2	Register Descriptions	
	7.2.3	Pin Functions in Each Mode	. 124

7.3	Port 2		126
	7.3.1	Overview	126
	7.3.2	Register Descriptions	127
	7.3.3	Pin Functions in Each Mode	128
	7.3.4	Input Pull-Up Transistors	130
7.4	Port 3		131
	7.4.1	Overview	131
	7.4.2	Register Descriptions	131
	7.4.3	Pin Functions in Each Mode	
7.5	Port 5		134
	7.5.1	Overview	
	7.5.2	Register Descriptions	
	7.5.3	Pin Functions in Each Mode	
	7.5.4	Input Pull-Up Transistors	
7.6	Port 6		
	7.6.1	Overview	
	7.6.2	Register Descriptions	139
	7.6.3	Pin Functions in Each Mode	
7.7	Port 7		
	7.7.1	Overview	
	7.7.2	Register Description	
7.8	Port 8		
	7.8.1	Overview	
	7.8.2	Register Descriptions	
	7.8.3	Pin Functions	
7.9	Port 9		
	7.9.1	Overview	
	7.9.2	Register Descriptions	
	7.9.3	Pin Functions	
7.10	Port A		
	7.10.1	Overview	
	7.10.2	Register Descriptions	
	7.10.3	Pin Functions	
7.11	Port B	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	7.11.1	Overview	
	7.11.2	Register Descriptions	
	7.11.2	Pin Functions	

Secti	on 8	16-Bit Integrated Timer Unit (ITU)	169
8.1	Overvie	ew	169
	8.1.1	Features	169
	8.1.2	Block Diagrams	172
	8.1.3	Input/Output Pins	177
	8.1.4	Register Configuration	178
8.2	Register	r Descriptions	181
	8.2.1	Timer Start Register (TSTR)	181
	8.2.2	Timer Synchro Register (TSNC)	182
	8.2.3	Timer Mode Register (TMDR)	184
	8.2.4	Timer Function Control Register (TFCR)	187
	8.2.5	Timer Output Master Enable Register (TOER)	189
	8.2.6	Timer Output Control Register (TOCR)	192
	8.2.7	Timer Counters (TCNT)	193
	8.2.8	General Registers (GRA, GRB)	194
	8.2.9	Buffer Registers (BRA, BRB)	195
	8.2.10	Timer Control Registers (TCR)	196
	8.2.11	Timer I/O Control Register (TIOR)	198
	8.2.12	Timer Status Register (TSR)	200
	8.2.13	Timer Interrupt Enable Register (TIER)	203
8.3	CPU In	terface	205
	8.3.1	16-Bit Accessible Registers	205
	8.3.2	8-Bit Accessible Registers	207
8.4	Operation	on	209
	8.4.1	Overview	209
	8.4.2	Basic Functions	210
	8.4.3	Synchronization	220
	8.4.4	PWM Mode	222
	8.4.5	Reset-Synchronized PWM Mode	226
	8.4.6	Complementary PWM Mode	229
	8.4.7	Phase Counting Mode	239
	8.4.8	Buffering	241
	8.4.9	ITU Output Timing	248
8.5	Interrup	ots	250
	8.5.1	Setting of Status Flags	250
	8.5.2	Clearing of Status Flags	252
	8.5.3	Interrupt Sources	253
8.6	Usage N	Notes	254

Secti	on 9	Programmable Timing Pattern Controller	269
9.1	Overviev	w	269
	9.1.1	Features	269
	9.1.2	Block Diagram	270
	9.1.3	TPC Pins	271
	9.1.4	Registers	272
9.2	Register	Descriptions	273
	9.2.1	Port A Data Direction Register (PADDR)	273
	9.2.2	Port A Data Register (PADR)	273
	9.2.3	Port B Data Direction Register (PBDDR)	274
	9.2.4	Port B Data Register (PBDR)	274
	9.2.5	Next Data Register A (NDRA)	275
	9.2.6	Next Data Register B (NDRB)	277
	9.2.7	Next Data Enable Register A (NDERA)	279
	9.2.8	Next Data Enable Register B (NDERB)	280
	9.2.9	TPC Output Control Register (TPCR)	281
	9.2.10	TPC Output Mode Register (TPMR)	284
9.3	Operatio	n	286
	9.3.1	Overview	286
	9.3.2	Output Timing	287
	9.3.3	Normal TPC Output	288
	9.3.4	Non-Overlapping TPC Output	290
	9.3.5	TPC Output Triggering by Input Capture	
9.4	Usage N	otes	293
	9.4.1	Operation of TPC Output Pins	293
	9.4.2	Note on Non-Overlapping Output	293
Secti	on 10	Watchdog Timer	295
10.1	Overviev	W	
	10.1.1	Features	295
	10.1.2	Block Diagram	296
	10.1.3	Pin Configuration.	296
	10.1.4	Register Configuration	
10.2	Register	Descriptions	
	10.2.1	Timer Counter (TCNT)	
	10.2.2	Timer Control/Status Register (TCSR)	
	10.2.3	Reset Control/Status Register (RSTCSR)	
	10.2.4	Notes on Register Access	
10.3	Operatio	n	
	10.3.1	Watchdog Timer Operation	
	10.3.2	Interval Timer Operation	

	10.3.3	Timing of Setting of Overflow Flag (OVF)	307
	10.3.4	Timing of Setting of Watchdog Timer Reset Bit (WRST)	308
10.4	Interrup	ts	309
10.5	Usage N	Notes	309
Secti	on 11	Serial Communication Interface	311
11.1	Overvie	w	311
	11.1.1	Features	311
	11.1.2	Block Diagram	313
	11.1.3	Input/Output Pins	314
	11.1.4	Register Configuration	314
11.2	Register	Descriptions	315
	11.2.1	Receive Shift Register (RSR)	315
	11.2.2	Receive Data Register (RDR)	315
	11.2.3	Transmit Shift Register (TSR)	316
	11.2.4	Transmit Data Register (TDR)	316
	11.2.5	Serial Mode Register (SMR)	317
	11.2.6	Serial Control Register (SCR)	321
	11.2.7	Serial Status Register (SSR)	325
	11.2.8	Bit Rate Register (BRR)	329
11.3	Operation	on	338
	11.3.1	Overview	338
	11.3.2	Operation in Asynchronous Mode	340
	11.3.3	Multiprocessor Communication	349
	11.3.4	Synchronous Operation	356
11.4	SCI Inte	errupts	365
11.5	Usage N	Notes	366
	_		
Secti	on 12	A/D Converter	371
12.1	Overvie	w	371
	12.1.1	Features	371
	12.1.2	Block Diagram	372
	12.1.3	Input Pins	373
	12.1.4	Register Configuration	374
12.2	Register	Descriptions	375
	12.2.1	A/D Data Registers A to D (ADDRA to ADDRD)	375
	12.2.2	A/D Control/Status Register (ADCSR)	376
	12.2.3	A/D Control Register (ADCR)	379
12.3	CPU Int	terface	380
12.4	Operation	on	381
	12.4.1	Single Mode (SCAN = 0)	381

	12.4.2	Scan Mode (SCAN = 1)
	12.4.3	Input Sampling and A/D Conversion Time
	12.4.4	External Trigger Input Timing
12.5	_	387
12.6	Usage No	otes
Section	on 13	RAM
13.1	Overview	v
	13.1.1	Block Diagram
	13.1.2	Register Configuration
13.2	System C	Control Register (SYSCR)
13.3	Operation	1
	13.3.1	Mode 1
	13.3.2	Modes 2 and 3
Section	on 14	ROM
14.1	Overview	v
	14.1.1	Block Diagram
14.2	PROM M	Iode
	14.2.1	PROM Mode Setting
	14.2.2	Socket Adapter and Memory Map
14.3	Programi	ming
	14.3.1	Programming and Verification
	14.3.2	Programming Precautions
14.4	Reliabilit	y of Programmed Data
Section	on 15	Clock Pulse Generator
15.1		v
10.1	15.1.1	Block Diagram 405
15.2		r Circuit
13.2	15.2.1	Connecting a Crystal Resonator
	15.2.2	External Clock Input
15.3		ustment Circuit
15.4		s
13.4	Trescaler	5410
Section	-	Power-Down State
16.1		v
16.2	•	Configuration
	16.2.1	System Control Register (SYSCR)
16.3	Sleep Mo	ode
	16.3.1	Transition to Sleep Mode

	16.3.2	Exit from Sleep Mode	
16.4	Software	Standby Mode	
	16.4.1	Transition to Software Standby Mode	
	16.4.2	Exit from Software Standby Mode	
	16.4.3	Selection of Waiting Time for Exit from Software Standby Mode	
	16.4.4	Sample Application of Software Standby Mode	
	16.4.5	Note	
16.5	Hardward	e Standby Mode	
	16.5.1	Transition to Hardware Standby Mode	
	16.5.2	Exit from Hardware Standby Mode	
	16.5.3	Timing for Hardware Standby Mode	
Section	on 17	Electrical Characteristics	
17.1	Absolute	Maximum Ratings	
17.2	Electrical	l Characteristics	
	17.2.1	DC Characteristics	
	17.2.2	AC Characteristics	
	17.2.3	A/D Conversion Characteristics	
17.3	Operation	nal Timing	
	17.3.1	Bus Timing	
	17.3.2	Control Signal Timing	
	17.3.3	Clock Timing	
	17.3.4	TPC and I/O Port Timing	
	17.3.5	ITU Timing	
	17.3.6	SCI Input/Output Timing	
Appe	ndix A	Instruction Set	
A.1		on List	
A.2	-	g Code Maps	
A.3	Number	of States Required for Execution	
Appe	ndix B	Register Field	
B.1	_	Addresses and Bit Names	
B.2	Register	Descriptions 482	
Appe	ndix C	I/O Port Block Diagrams	
C.1		ock Diagram	
C.2		ock Diagram	
C.3		ock Diagram	
C.4		ock Diagram	
C.5	Port 6 Block Diagram		

C.6	Port 7 B	lock Diagram	538
C.7	Port 8 B	lock Diagram	539
C.8	Port 9 B	lock Diagram	540
C.9	Port A E	Block Diagram	543
C.10	Port B B	Block Diagram	546
		Pin States	
D.1		tes in Each Mode	
D.2	Pin State	es at Reset	552
Appe	ndix E	Timing of Transition to and Recovery from Hardware Standby Mode	555
Appe	ndix F	Package Dimensions	556



Section 1 Overview

1.1 Overview

The H8/3032 Series is a series of microcontrollers (MCUs) that integrate system supporting functions together with an H8/300H CPU core having an original Hitachi architecture.

The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address space.*1 Its instruction set is upward-compatible at the object-code level with the H8/300 CPU, enabling easy porting of software from the H8/300 Series.

The on-chip system supporting functions include ROM, RAM, a 16-bit integrated timer unit (ITU), a programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial communication interface (SCI), an A/D converter, I/O ports, and other facilities.

The three members of the H8/3032 Series are the H8/3032, the H8/3031, and the H8/3030. The H8/3032 has 64 kbytes of ROM and 2 kbytes of RAM. The H8/3031 has 32 kbytes of ROM and 1 kbyte of RAM. The H8/3030 has 16 kbytes of ROM and 512 bytes of RAM.

Three MCU operating modes offer a choice of data bus width and address space size. The modes (modes 1 to 3) include a single-chip mode and expanded mode.

In addition to the masked-ROM versions of the H8/3032 Series, the H8/3032 has a ZTAT^{TM*2} version with user-programmable on-chip PROM. This version enables users to respond quickly and flexibly to changing application specifications, growing production volumes, and other conditions.

Table 1-1 summarizes the features of the H8/3032 Series.

Notes: 1. The H8/3032 Series has a maximum address space of 1 Mbyte.

2. ZTAT (Zero Turn-Around Time) is a trademark of Hitachi, Ltd.

Table 1-1 Features

Feature	Description
CPU	Upward-compatible with the H8/300 CPU at the object-code level
	General-register machine
	 Sixteen 16-bit general registers (also useable as sixteen 8-bit registers or eight 32-bit registers)
	High-speed operation
	 Maximum clock rate: 16 MHz Add/subtract: 125 ns Multiply/divide: 875 ns
	Two CPU operating modes
	Normal mode (64-kbyte address space)Advanced mode (1-Mbyte address space)
	Instruction features
	 8/16/32-bit data transfer, arithmetic, and logic instructions Signed and unsigned multiply instructions (8 bits × 8 bits, 16 bits × 16 bits) Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 bits ÷ 16 bits) Bit accumulator function Bit manipulation instructions with register-indirect specification of bit positions
Memory	H8/3032 • ROM: 64 kbytes • RAM: 2 kbytes
	H8/3031 • ROM: 32 kbytes • RAM: 1 kbyte
	H8/3030 • ROM: 16 kbytes • RAM: 512 bytes
Interrupt controller	 Six external interrupt pins: NMI, IRQ₀ to IRQ₄ 21 internal interrupts Three selectable interrupt priority levels
Bus controller	 Address space can be partitioned into eight areas, with independent bus specifications in each area Two-state or three-state access selectable for each area Selection of four wait modes

Table 1-1 Features (cont)

Feature	Description
16-bit integrated timer unit (ITU)	 Five 16-bit timer channels, capable of processing up to 12 pulse outputs or 10 pulse inputs 16-bit timer counter (channels 0 to 4) Two multiplexed output compare/input capture pins (channels 0 to 4) Operation can be synchronized (channels 0 to 4) PWM mode available (channels 0 to 4) Phase counting mode available (channel 2) Buffering available (channels 3 and 4) Reset-synchronized PWM mode available (channels 3 and 4) Complementary PWM mode available (channels 3 and 4)
Programmable timing pattern controller (TPC)	 Maximum 16-bit pulse output, using ITU as time base Up to four 4-bit pulse output groups (or one 16-bit group, or two 8-bit groups) Non-overlap mode available
Watchdog timer (WDT), 1 channel	 Reset signal can be generated by overflow Reset signal can be output externally Usable as an interval timer
Serial communication interface (SCI), 2 channels	 Selection of asynchronous or synchronous mode Full duplex: can transmit and receive simultaneously On-chip baud-rate generator
A/D converter	 Resolution: 10 bits Eight channels, with selection of single or scan mode Variable analog conversion voltage range Sample-and-hold function Can be externally triggered
I/O ports	55 input/output pins8 input-only pins

Table 1-1 Features (cont)

Feature	Description						
Operating modes	Three MCU operating modes						
	Addre Mode Space		Address Pins	Bus Width			
	Mode 1	1 Mbyte	A ₀ to A ₁₉	8 bits			
	Mode 2	64 kbytes	_	_			
	Mode 3	1 Mbyte	_	_			
Power-down state		standby mode	e andby mode standby mode				
Other features	On-chip cl	ock oscillator					
Product lineup	Model		ackage		ROM		
	HD6473032F HD6473032TF)-pin QFP (F)-pin TQFP (PROM			
	HD6433032F HD6433032TF		80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C)		Mask ROM		
			30-pin QFP (FP-80A) 30-pin TQFP (TFP-80C)		Mask ROM		
			0-pin QFP (FP-80A) 0-pin TQFP (TFP-80C)		Mask ROM		

1.2 Block Diagram

Figure 1-1 shows an internal block diagram.




Figure 1-1 Block Diagram

1.3 Pin Description

1.3.1 Pin Arrangement

Figure 1-2 shows the pin arrangement of the H8/3032 Series, FP-80A and TFP-80C package.




Figure 1-2 Pin Arrangement (FP-80A, TFP-80C, Top View)

1.3.2 Pin Functions

Pin Assignments in Each Mode: Table 1-2 lists the FP-80A and TFP-80C pin assignments in each mode.

Table 1-2 FP-80A and TFP-80C Pin Assignments in Each Mode

Pin	Pin Name								
No.	Mode 1	Mode 2	Mode 3	PROM Mode					
1	PB ₀ /TP ₈ /TIOCA ₃	PB ₀ /TP ₈ /TIOCA ₃	PB ₀ /TP ₈ /TIOCA ₃	NC					
2	PB ₁ /TP ₉ /TIOCB ₃	PB ₁ /TP ₉ /TIOCB ₃	PB ₁ /TP ₉ /TIOCB ₃	NC					
3	PB ₂ /TP ₁₀ /TIOCA ₄	PB ₂ /TP ₁₀ /TIOCA ₄	PB ₂ /TP ₁₀ /TIOCA ₄	NC					
4	PB ₃ /TP ₁₁ /TIOCB ₄	PB ₃ /TP ₁₁ /TIOCB ₄	PB ₃ /TP ₁₁ /TIOCB ₄	NC					
5	PB ₄ /TP ₁₂ /TOCXA ₄	PB ₄ /TP ₁₂ /TOCXA ₄	PB ₄ /TP ₁₂ /TOCXA ₄	NC					
6	PB ₅ /TP ₁₃ /TOCXB ₄	PB ₅ /TP ₁₃ /TOCXB ₄	PB ₅ /TP ₁₃ /TOCXB ₄	NC					
7	PB ₆ /TP ₁₄	PB ₆ /TP ₁₄	PB ₆ /TP ₁₄	NC					
8	PB ₇ /TP ₁₅ /ADTRG	PB ₇ /TP ₁₅ /ADTRG	PB ₇ /TP ₁₅ /ADTRG	NC					
9	P9 ₀ /TxD	P9 ₀ /TxD	P9 ₀ /TxD	NC					
10	P9 ₂ /RxD	P9 ₂ /RxD	P9 ₂ /RxD	NC					
11	P9 ₄ /SCK/IRQ ₄	P9 ₄ /SCK/IRQ ₄	P9 ₄ /SCK/IRQ ₄	NC					
12	V_{SS}	V _{SS}	V _{SS}	V _{SS}					
13	D ₀	P3 ₀	P3 ₀	EO ₀					
14	D ₁	P3 ₁	P3 ₁	EO ₁					
15	D_2	P3 ₂	P3 ₂	EO ₂					
16	D_3	P3 ₃	P3 ₃	EO_3					
17	D_4	P3 ₄	P3 ₄	EO ₄					
18	D_5	P3 ₅	P3 ₅	EO ₅					
19	D_6	P3 ₆	P3 ₆	EO ₆					
20	D ₇	P3 ₇	P3 ₇	EO ₇					
21	V _{cc}	V _{CC}	V _{CC}	V _{CC}					
22	P1 ₀ /A ₀	P1 ₀	P1 ₀	EA ₀					
23	P1 ₁ /A ₁	P1 ₁	P1 ₁	EA ₁					
24	P1 ₂ /A ₂	P1 ₂	P1 ₂	EA ₂					
25	P1 ₃ /A ₃	P1 ₃	P1 ₃	EA ₃					
26	P1 ₄ /A ₄	P1 ₄	P1 ₄	EA ₄					

Note: Pins marked NC should be left unconnected.

Table 1-2 FP-80A and TFP-80C Pin Assignments in Each Mode (cont)

Pin	Pin Name							
No.	Mode 1	Mode 2	Mode 3	PROM Mode				
27	P1 ₅ /A ₅	P1 ₅	P1 ₅	EA ₅				
28	P1 ₆ /A ₆	P1 ₆	P1 ₆	EA ₆				
29	P1 ₇ /A ₇	P1 ₇	P1 ₇	EA ₇				
30	V_{SS}	V_{SS}	V_{SS}	V_{SS}				
31	P2 ₀ /A ₈	P2 ₀	P2 ₀	EA ₈				
32	P2 ₁ /A ₉	P2 ₁	P2 ₁	CE				
33	P2 ₂ /A ₁₀	P2 ₂	P2 ₂	EA ₁₀				
34	P2 ₃ /A ₁₁	P2 ₃	P2 ₃	EA ₁₁				
35	P2 _{4/} A ₁₂	P2 ₄	P2 ₄	EA ₁₂				
36	P2 ₅ /A ₁₃	P2 ₅	P2 ₅	EA ₁₃				
37	P2 ₆ /A ₁₄	P2 ₆	P2 ₆	EA ₁₄				
38	P2 ₇ /A ₁₅	P2 ₇	P2 ₇	CE				
39	P5 ₀ /A ₁₆	P5 ₀	P5 ₀	V _{cc}				
40	P5 ₁ /A ₁₇	P5 ₁	P5 ₁	V_{CC}				
41	P5 ₂ /A ₁₈	P5 ₂	P5 ₂	NC				
42	P5 ₃ /A ₁₉	P5 ₃	P5 ₃	NC				
43	P6 ₀ /WAIT	P5 ₄	P5 ₄	EA ₁₅				
44	MD_0	MD_0	MD_0	V _{SS}				
45	MD ₁	MD_1	MD_1	V_{SS}				
46	Ø	Ø	Ø	NC				
47	STBY	STBY	STBY	V_{SS}				
48	RES	RES	RES	NC				
49	NMI	NMI	NMI	EA ₉				
50	V _{SS}	V _{SS}	V _{SS}	V _{SS}				
51	EXTAL	EXTAL	EXTAL	NC				
52	XTAL	XTAL	XTAL	NC				
53	V _{CC}	V _{cc}	V _{CC}	V _{cc}				

Table 1-2 FP-80A and TFP-80C Pin Assignments in Each Mode (cont)

Pin	Pin Name								
No.	Mode 1	Mode 2	Mode 3	PROM Mode					
54	ĀS	P6 ₃	P6 ₃	NC					
55	RD	P6 ₄	P6 ₄	NC					
56	WR	P6 ₅	P6 ₅	NC					
57	RESO	RESO	RESO	V_{PP}					
58	AV_SS	AV _{SS}	AV _{SS}	AV _{SS}					
59	P7 ₀ /AN ₀	P7 ₀ /AN ₀	P7 ₀ /AN ₀	NC					
60	P7 ₁ /AN ₁	P7 ₁ /AN ₁	P7 ₁ /AN ₁	NC					
61	P7 ₂ /AN ₂	P7 ₂ /AN ₂	P7 ₂ /AN ₂	NC					
62	P7 ₃ /AN ₃	P7 ₃ /AN ₃	P7 ₃ /AN ₃	NC					
63	P7 ₄ /AN ₄	P7 ₄ /AN ₄	P7 ₄ /AN ₄	NC					
64	P7 ₅ /AN ₅	P7 ₅ /AN ₅	P7 ₅ /AN ₅	NC					
65	P7 ₆ /AN ₆	P7 ₆ /AN ₆	P7 ₆ /AN ₆	NC					
66	P7 ₇ /AN ₇	P7 ₇ /AN ₇	P7 ₇ /AN ₇	NC					
67	V_{REF}	V_{REF}	V_{REF}	V _{CC}					
68	AV_{CC}	AV _{CC}	AV _{CC}	V_{CC}					
69	$P8_0/\overline{IRQ_0}$	P8 ₀ /IRQ ₀	P8 ₀ /IRQ ₀	EA ₁₆					
70	P8 ₁ /IRQ ₁	P8 ₁ /IRQ ₁	P8 ₁ /IRQ ₁	PGM					
71	$P8_2/\overline{IRQ_2}$	P8 ₂ /IRQ ₂	P8 ₂ /IRQ ₂	NC					
72	P8 ₃ /IRQ ₃	P8 ₃ /IRQ ₃	P8 ₃ /IRQ ₃	NC					
73	PA ₀ /TP ₀ /TCLKA	PA ₀ /TP ₀ /TCLKA	PA ₀ /TP ₀ /TCLKA	NC					
74	PA ₁ /TP ₁ /TCLKB	PA ₁ /TP ₁ /TCLKB	PA ₁ /TP ₁ /TCLKB	NC					
75	PA ₂ /TP ₂ /TIOCA ₀ /TCLKC	PA ₂ /TP ₂ /TIOCA ₀ /TCLKC	PA ₂ /TP ₂ /TIOCA ₀ /TCLKC	NC					
76	PA ₃ /TP ₃ /TIOCB ₀ /TCLKD	PA ₃ /TP ₃ /TIOCB ₀ /TCLKD	PA ₃ /TP ₃ /TIOCB ₀ /TCLKD	NC					
77	PA ₄ /TP ₄ /TIOCA ₁	PA ₄ /TP ₄ /TIOCA ₁	PA ₄ /TP ₄ /TIOCA ₁ /A ₂₃	NC					
78	PA ₅ /TP ₅ /TIOCB ₁	PA ₅ /TP ₅ /TIOCB ₁	PA ₅ /TP ₅ /TIOCB ₁ /A ₂₂	NC					
79	PA ₆ /TP ₆ /TIOCA ₂	PA ₆ /TP ₆ /TIOCA ₂	PA ₆ /TP ₆ /TIOCA ₂ /A ₂₁	NC					
80	PA ₇ /TP ₇ /TIOCB ₂	PA ₇ /TP ₇ /TIOCB ₂	PA ₇ /TP ₇ /TIOCB ₂ /A ₂₀	NC					

1.4 Pin Functions

Table 1-3 summarizes the pin functions.

Table 1-3 Pin Functions

Туре	Symbol	Pin No.	I/O	Name	and Fun	ction		
Power	V _{CC}	21, 53	Input	(+5 V).	Power: For connection to the power supply $(+5 \text{ V})$. Connect all V_{CC} pins to the +5-V sys power supply.			
	V _{SS}	12, 30, 50	Input	Conne	Ground: For connection to ground (0 V). Connect all V _{SS} pins to the 0-V system power supply.			
Clock	XTAL	52	Input	For exclock in	For connection to a crystal resonator. For examples of crystal resonator and extern clock input, see section 15, Clock Pulse Generator.			
	EXTAL	51	Input	an exte	For connection to a crystal resonator or input of an external clock signal. For examples of crystal resonator and external clock input, see section 15, Clock Pulse Generator.			
	Ø	46	Output	-	System clock: Supplies the system clock to external devices			
Operating mode control	MD ₁ , MD ₀	45, 44	Input	Mode 1 and mode 0: For setting the operation mode, as follows				
				MD_1	MD_0	Operating Mode		
				0	0	_		
				0	1	Mode 1		
				01	0	Mode 2		
				1	1	Mode 3		
System control	RES	48	Input	Reset input: When driven low, this pin resets the H8/3032				
	RESO	57	Output	Reset output: Outputs a reset signal to external devices				
	STBY	47	Input	Standby: When driven low, this pin forces a transition to hardware standby mode				

Table 1-3 Pin Functions (cont)

Туре	Symbol	Pin No.	I/O	Name and Function
Interrupts	NMI	49	Input	Nonmaskable interrupt: Requests a nonmaskable interrupt
	IRQ ₄ to	11, 72 to 69	Input	Interrupt request 4 to 0: Maskable interrupt request pins
Address bus	A_{19} to A_8 , A_7 to A_0	42 to 31, 29 to 22	Output	Address bus: Outputs address signals
Data bus	D ₇ to D ₀	20 to 13	Input/ output	Data bus: Bidirectional data bus
Bus control	ĀS	54	Output	Address strobe: Goes low to indicate valid address output on the address bus
	RD	55	Output	Read: Goes low to indicate reading from the external address space
	WR	56	Output	High write: Goes low to indicate writing to the external address space; indicates valid data on the data bus.
	WAIT	43	Input	Wait: Requests insertion of wait states in bus cycles during access to the external address space
16-bit integrated	TCLKD to TCLKA	76 to 73	Input	Clock input A to D: External clock inputs
time unit (ITU)	TIOCA ₄ to	3, 1, 79, 77, 75	Input/ output	Input capture/output compare A4 to A0: GRA4 to GRA0 output compare or input capture, or PWM output
	TIOCB ₄ to	4, 2, 80, 78, 76	Input/ output	Input capture/output compare B4 to B0: GRB4 to GRB0 output compare or input capture, or PWM output
	TOCXA ₄	5	Output	Output compare XA4: PWM output
	TOCXB ₄	6	Output	Output compare XB4: PWM output
Programmable timing pattern controller (TPC)	TP ₁₅ to TP ₀	8 to 1, 80 to 73	Output	TPC output 15 to 0: Pulse output

Table 1-3 Pin Functions (cont)

Туре	Symbol	Pin No.	I/O	Name and Function
Serial com- munication	TxD	9	Output	Transmit data: SCI data output
interface (SCI)	RxD	10	Input	Receive data: SCI data input
	SCK	11	Input/ output	Serial clock: SCI clock input/output
A/D	AN ₇ to AN ₀	66 to 59	Input	Analog 7 to 0: Analog input pins
converter	ADTRG	8	Input	A/D trigger: External trigger input for starting A/D conversion
	AV _{CC}	68	Input	Power supply pin for the A/D converter. Connect to the system power supply (+5 V) when not using the A/D converter.
	AV _{SS}	58	Input	Ground pin for the A/D converter. Connect to system ground (0 V) when not using the A/D converter.
	V_{REF}	67	Input	Reference voltage input pin for the A/D converter. Connect to the system power supply (+5 V) when not using the A/D converter.
I/O ports	P1 ₇ to P1 ₀	29 to 22	Input/ output	Port 1: Eight input/output pins. The direction of each pin can be selected in the port 1 data direction register (P1DDR).
	P2 ₇ to P2 ₀	38 to 31	Input/ output	Port 2: Eight input/output pins. The direction of each pin can be selected in the port 2 data direction register (P2DDR).
	P3 ₇ to P3 ₀	20 to 13	Input/ output	Port 3: Eight input/output pins. The direction of each pin can be selected in the port 3 data direction register (P3DDR).
	P5 ₃ to P5 ₀	42 to 39	Input/ output	Port 5: Four input/output pins. The direction of each pin can be selected in the port 5 data direction register (P5DDR).
	P6 ₅ to P6 ₃ , P6 ₀	56 to 54, 43	Input/ output	Port 6: Four input/output pins. The direction of each pin can be selected in the port 6 data direction register (P6DDR).
	P7 ₇ to P7 ₀	66 to 59	Input	Port 7: Eight input pins
	P8 ₃ to P8 ₀	72 to 69	Input/ output	Port 8: Four input/output pins. The direction of each pin can be selected in the port 8 data direction register (P8DDR).

Table 1-3 Pin Functions (cont)

Туре	Symbol	Pin No.	I/O	Name and Function
I/O ports	P9 ₄ , P9 ₂ , P9 ₀	11 to 9	Input/ output	Port 9: Three input/output pins. The direction of each pin can be selected in the port 9 data direction register (P9DDR).
	PA ₇ to PA ₀	80 to 73	Input/ output	Port A: Eight input/output pins. The direction of each pin can be selected in the port A data direction register (PADDR).
	PB ₇ to PB ₀	8 to 1	Input/ output	Port B: Eight input/output pins. The direction of each pin can be selected in the port B data direction register (PBDDR).

Section 2 CPU

2.1 Overview

The H8/300H CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 CPU. The H8/300H CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control.

2.1.1 Features

The H8/300H CPU has the following features.

Upward compatibility with H8/300 CPU

Can execute H8/300 series object programs without alteration

General-register architecture

Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)

- Sixty-two basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16, ERn) or @(d:24, ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, or @aa:24]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8, PC) or @(d:16, PC)]
 - Memory indirect [@@aa:8]
- 1-Mbyte* linear address space

Note: * The CPU, if used alone, can access a maximum address space of 16 Mbytes. However, the maximum address space of the H8/3032 Series is 1 Mbyte.

High-speed operation

— All frequently-used instructions execute in two to four states

Maximum clock frequency: 16 MHz
8/16/32-bit register-register add/subtract: 125 ns
8 × 8-bit register-register multiply: 875 ns
16 ÷ 8-bit register-register divide: 875 ns
16 × 16-bit register-register multiply: 1.375 μs
32 ÷ 16-bit register-register divide: 1.375 μs

• Two CPU operating modes

- Normal mode
- Advanced mode
- Low-power mode

Transition to power-down state by SLEEP instruction

2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8/300H has the following enhancements.

More general registers

Eight 16-bit registers have been added.

- Expanded address space
 - Advanced mode supports a maximum 1-Mbyte address space.
 - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
- · Enhanced addressing

The addressing modes have been enhanced to make effective use of the 1-Mbyte address space.

- Enhanced instructions
 - Data transfer, arithmetic, and logic instructions can operate on 32-bit data.
 - Signed multiply/divide instructions and other instructions have been added.

2.2 CPU Operating Modes

The H8/300H CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports up to 1 Mbytes. See figure 2-1.




Figure 2-1 CPU Operating Modes

2.3 Address Space

Figure 2-2 shows a simple memory map for the H8/3032 Series. The H8/300H CPU can address a linear address space with a maximum size of 64 kbytes in normal mode, and 16 Mbytes in advanced mode. For further details see section 3.6, Memory Map in Each Operating Mode.

The 1-Mbyte operating mode uses 20-bit addressing. The upper 4 bits of effective addresses are ignored.




Figure 2-2 Memory Map

2.4 Register Configuration

2.4.1 Overview

The H8/300H CPU has the internal registers shown in figure 2-3. There are two types of registers: general registers and control registers.




Figure 2-3 CPU Registers

2.4.2 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used without distinction between data registers and address registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or as address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 2-4 illustrates the usage of the general registers. The usage of each register can be selected independently.




Figure 2-4 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2-5 shows the stack.




Figure 2-5 Stack

2.4.3 Control Registers

The control registers are the 24-bit program counter (PC) and the 8-bit condition code register (CCR).

Program Counter (PC): This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word) or a multiple of 2 bytes, so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

Condition Code Register (CCR): This 8-bit register contains internal CPU status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details see section 5, Interrupt Controller.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of data.

Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave flag bits unchanged. Operations can be performed on CCR by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List. For the I and UI bits, see section 5, Interrupt Controller.

2.4.4 Initial CPU Register Values

In reset exception handling, PC is initialized to a value loaded from the vector table, and the I bit in CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer must therefore be initialized by an MOV.L instruction executed immediately after a reset.

2.5 Data Formats

The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Figures 2-6 and 2-7 show the data formats in general registers.




Figure 2-6 General Register Data Formats (1)




Figure 2-7 General Register Data Formats (2)

2.5.2 Memory Data Formats

Figure 2-8 shows the data formats on memory. The H8/300H CPU can access word data and longword data on memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.




Figure 2-8 Memory Data Formats

When ER7 (SP) is used as an address register to access the stack, the operand size should be word size or longword size.

2.6 Instruction Set

2.6.1 Instruction Set Overview

The H8/300H CPU has 62 types of instructions, which are classified in table 2-1.

Table 2-1 Instruction Classification

Function	Instruction	Types
Data transfer	MOV, PUSH*1, POP*1, MOVTPE*2, MOVFPE*2	3
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, MULXS, DIVXS, CMP, NEG, EXTS, EXTU	18
Logic operations	AND, OR, XOR, NOT	4
Shift operations	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc*3, JMP, BSR, JSR, RTS	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	9
Block data transfer	EEPMOV	1

Total 62 types

Notes: 1. POP.W Rn is identical to MOV.W @SP+, Rn. PUSH.W Rn is identical to MOV.W Rn, @-SP. POP.L ERn is identical to MOV.L @SP+, Rn. PUSH.L ERn is identical to MOV.L Rn, @-SP.

- 2. They are not available on H8/3032.
- 3. Bcc is a generic branching instruction.

2.6.2 Instructions and Addressing Modes

Table 2-2 indicates the instructions available in the H8/300H CPU.

Table 2-2 Instructions and Addressing Modes

		Addressing Modes												
					@	@					@	@		
Function	Instruction	#xx	Rn	@ERn	(d:16,	(d:24, ERn)	@ERn+/ @-ERn	@ aa:8	@ aa:16	@ aa:24	(d:8, PC)	(d:16, PC)	@ @ aa:8	Implied
Data	MOV	BWL		BWL	BWL	BWL	BWL	аа.о В	BWL	BWL	-	_		
transfer	POP, PUSH		_ DVVL	_ DVVL			_	_						WL
	MOVFPE, MOVTPE	_	_	_	_	_	_	_	В	_	_	_	_	_
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	_	_	_
operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	_	_	_
	ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_	_	_
	ADDS, SUBS	_	L	_	_	_	_	_	_	_	_	_	_	_
	INC, DEC	_	BWL	_	_	_	_	_	_	_	_	_	_	_
	DAA, DAS	_	В	_	_	_	_	_	_	_	_	_	_	_
	DIVXU, MULXS, MULXU, DIVXS	_	BW	_	_	_	_	_	_	_	_	_	_	_
	NEG	_	BWL	_	_	_	_	_	_	_	_	_	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_	_	_
Logic operations	AND, OR, XOR	BWL	BWL	_	_	_	_	_	_	_	_	_	_	_
	NOT	_	BWL	_	_	_	_	_	_	_	_	_	_	_
Shift instru	ctions	_	BWL	_	_	_	_	_	_	_	_	_	_	_
Bit manipul	ation	_	В	В	_	_	_	В	_	_	_	_	_	_
Branch	Bcc, BSR	_	_	_	_	_	_	_	_	_	0	0	_	_
	JMP, JSR	_	_	0	_	_	_	_	_	0	_	_	0	_
	RTS	_	_	_	_	_	_	_	_	_	_	_	_	0
System	TRAPA	_	_	_	_	_	_	_	_	_	_	_	_	0
control	RTE	_	_	_	_	_	_	_	_	_	_	_	_	0
	SLEEP	_	_	_	_	_	_	_	_	_	_	_	_	0
	LDC	В	В	W	W	W	W	_	W	W	_	_	_	
	STC	_	В	W	W	W	W	_	W	W	_	_	_	
	ANDC, ORC, XORC	В	=			_	_							_
	NOP	_	_		_		_	_			_			0
Block data	transfer		_		_	_	_		_			_	_	BW

Legend
B: Byte
W: Word
L: Longword

2.6.3 Tables of Instructions Classified by Function

Tables 2-3 to 2-10 summarize the instructions in each functional category. The operation notation used in these tables is defined next.

Operation Notation

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition code register
N	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	AND logical
<u> </u>	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
¬	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit data or address registers (ER0 to ER7).

Table 2-3 Data Transfer Instructions

Instruction	Size*	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	$(EAs) \rightarrow Rd$
		Cannot be used in the H8/3032.
MOVTPE	В	Rs o (EAs)
		Cannot be used in the H8/3032.
POP	W/L	$@SP+ \rightarrow Rn$
		Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. Similarly, POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	$Rn \rightarrow @-SP$
		Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. Similarly, PUSH.L ERn is identical to MOV.L ERn, @-SP.

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2-4 Arithmetic Operation Instructions

Instruction	Size*	Function
ADD,	B/W/L	$Rd \pm Rs \rightarrow Rd, Rd \pm \#IMM \rightarrow Rd$
SUB		Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from data in a general register. Use the SUBX or ADD instruction.)
ADDX,	В	$Rd \pm Rs \pm C \to Rd, Rd \pm \#IMM \pm C \to Rd$
SUBX		Performs addition or subtraction with carry or borrow on data in two general registers, or on immediate data and data in a general register.
INC,	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$
DEC		Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
ADDS,	L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd, Rd \pm 4 \rightarrow Rd$
SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA,	В	Rd decimal adjust → Rd
DAS		Decimal-adjusts an addition or subtraction result in a general register by referring to CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$
		Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$
		Performs signed multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.

B: Byte W: Word L: Longword

Table 2-4 Arithmetic Operation Instructions (cont)

Instruction	Size*	Function
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$
		Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
DIVXS	B/W	$Rd \div Rs \rightarrow Rd$
		Performs signed division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder, or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
CMP	B/W/L	Rd – Rs, Rd – #IMM
		Compares data in a general register with data in another general register or with immediate data, and sets CCR according to the result.
NEG	B/W/L	$0 - Rd \rightarrow Rd$
		Takes the two's complement (arithmetic complement) of data in a general register.
EXTS	W/L	Rd (sign extension) $\rightarrow Rd$
		Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by extending the sign bit.
EXTU	W/L	Rd (zero extension) → Rd
		Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by padding with zeros.

B: Byte W: Word L: Longword

Table 2-5 Logic Operation Instructions

Instruction	Size*	Function		
AND	B/W/L	$Rd \land Rs \to Rd, Rd \land \#IMM \to Rd$		
		Performs a logical AND operation on a general register and another general register or immediate data.		
OR	B/W/L	$Rd \lor Rs \rightarrow Rd, Rd \lor \#IMM \rightarrow Rd$		
		Performs a logical OR operation on a general register and another general register or immediate data.		
XOR	B/W/L	$Rd \oplus Rs \to Rd, Rd \oplus \#IMM \to Rd$		
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.		
NOT	B/W/L	$\neg Rd \rightarrow Rd$		
		Takes the one's complement of general register contents.		

B: Byte W: Word L: Longword

Table 2-6 Shift Instructions

Instruction	Size*	Function
SHAL,	B/W/L	Rd (shift) $\rightarrow Rd$
SHAR		Performs an arithmetic shift on general register contents.
SHLL,	B/W/L	Rd (shift) $\rightarrow Rd$
SHLR		Performs a logical shift on general register contents.
ROTL,	B/W/L	$Rd (rotate) \rightarrow Rd$
ROTR		Rotates general register contents.
ROTXL,	B/W/L	$Rd (rotate) \rightarrow Rd$
ROTXR		Rotates general register contents through the carry bit.

Note: * Size refers to the operand size.

B: ByteW: WordL: Longword

Table 2-7 Bit Manipulation Instructions

Instruction	Size*	Function
BSET	В	$1 \rightarrow (\text{sbit-No.} > \text{of } < \text{EAd} >)$
		Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BCLR	В	$0 \rightarrow (\text{sbit-No.} > \text{of } < \text{EAd} >)$
		Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BNOT	В	$\neg \; (\; of\;) \to (\; of\;)$
		Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BTST	В	\neg (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BAND	В	$C \land (\ of\) \to C$
		ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	В	$C \wedge [\neg \ (\ of\)] \to C$
		ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.

B: Byte

Table 2-7 Bit Manipulation Instructions (cont)

Instruction	Size*	Function
BOR	В	$C \lor (sbit\text{-No.}> of < EAd>) \to C$
		ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	В	$C \vee [\neg \ (sbit\text{-No.}>\ of\)] \to C$
		ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BXOR	В	$C \oplus (\;of\;) \to C$
		Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIXOR	В	$C \oplus [\neg \ (\ of\)] \to C$
		Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BLD	В	$($ bit-No.> of <ead>$) \rightarrow C$</ead>
		Transfers a specified bit in a general register or memory operand to the carry flag.
BILD	В	\neg (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
		Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.
		The bit number is specified by 3-bit immediate data.
BST	В	$C \rightarrow (\text{ of })$
		Transfers the carry flag value to a specified bit in a general register or memory operand.
BIST	В	$C \rightarrow \neg$ (<bit-no.> of <ead>)</ead></bit-no.>
		Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.
		The bit number is specified by 3-bit immediate data.

Table 2-8 Branching Instructions

		O				
Instruction	Size	Function				
Всс	_	Branches to a specified address if a specified condition is true. The branching conditions are listed below.				
		Mnemonic	Description	Condition		
		BRA (BT)	Always (true)	Always		
		BRN (BF)	Never (false)	Never		
		ВНІ	High	C ∨ Z = 0		
		BLS	Low or same	C ∨ Z = 1		
		Bcc (BHS)	Carry clear (high or same)	C = 0		
		BCS (BLO)	Carry set (low)	C = 1		
		BNE	Not equal	Z = 0		
		BEQ	Equal	Z = 1		
		BVC	Overflow clear	V = 0		
		BVS	Overflow set	V = 1		
		BPL	Plus	N = 0		
		BMI	Minus	N = 1		
		BGE	Greater or equal	N ⊕ V = 0		
		BLT	Less than	N ⊕ V = 1		
		BGT	Greater than	$Z \vee (N \oplus V) = 0$		
		BLE	Less or equal	$Z \vee (N \oplus V) = 1$		
JMP	_	Branches uncond	litionally to a specified address			
BSR	_	Branches to a sul	broutine at a specified address			
JSR	_	Branches to a sul	broutine at a specified address			
RTS	_	Returns from a su	ubroutine			

Table 2-9 System Control Instructions

Instruction	Size*	Function		
TRAPA	_	Starts trap-instruction exception handling		
RTE	_	Returns from an exception-handling routine		
SLEEP	_	Causes a transition to the power-down state		
LDC	B/W	$(EAs) \rightarrow CCR$		
		Moves the source operand contents to the condition code register. The condition code register size is one byte, but in transfer from memory, data is read by word access.		
STC	B/W	CCR o (EAd)		
		Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access.		
ANDC	В	$CCR \land \#IMM \rightarrow CCR$		
		Logically ANDs the condition code register with immediate data.		
ORC	В	$CCR \lor \#IMM \to CCR$		
		Logically ORs the condition code register with immediate data.		
XORC	В	$CCR \oplus \#IMM \to CCR$		
		Logically exclusive-ORs the condition code register with immediate data.		
NOP	_	PC + 2 → PC		
		Only increments the program counter.		

B: Byte W: Word

Table 2-10 Block Transfer Instruction

Instruction Size	Function
EEPMOV.B —	if R4L \neq 0 then repeat @ER5+ \rightarrow @ER6+, R4L – 1 \rightarrow R4L until R4L = 0 else next;
EEPMOV.W —	if R4 ≠ 0 then
	repeat @ER5+ \rightarrow @ER6+, R4 – 1 \rightarrow R4 until R4 = 0 else next;
Transfers a data block according to parameters set in general re or R4, ER5, and ER6.	
	R4L or R4: Size of block (bytes) ER5: Starting source address ER6: Starting destination address
Execution of the next instruction begins as soon as the transfer completed.	

2.6.4 Basic Instruction Formats

The H8/300H instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (OP field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Operation Field: Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first 4 bits of the instruction. Some instructions have two operation fields.

Register Field: Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24-bit address or displacement is treated as 32-bit data in which the first 8 bits are 0 (H'00).

Condition Field: Specifies the branching condition of Bcc instructions.

Figure 2-9 shows examples of instruction formats.




Figure 2-9 Instruction Formats

2.6.5 Notes on Use of Bit Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read a byte of data, modify a bit in the byte, then write the byte back. Care is required when these instructions are used to access registers with write-only bits, or to access ports.

The BCLR instruction can be used to clear flags in the on-chip registers. In an interrupt-handling routine, for example, if it is known that the flag is set to 1, it is not necessary to read the flag ahead of time.

2.7 Addressing Modes and Effective Address Calculation

2.7.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2-11. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute (@aa:8) addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2-11 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16, ERn)/@d:24, ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @–ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8, PC)/@(d:16, PC)
8	Memory indirect	@@aa:8

- 1 Register Direct—Rn: The register field of the instruction code specifies an 8-, 16-, or 32-bit register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.
- **2 Register Indirect**—@**ERn:** The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand.
- 3 Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn): A 16-bit or 24-bit displacement contained in the instruction code is added to the contents of an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum specify the address of a memory operand. A 16-bit displacement is sign-extended when added.
- 4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:
- Register indirect with post-increment—@ERn+
 - The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contain the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.
- Register indirect with pre-decrement—@–ERn
 - The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result become the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the resulting register value should be even.
- 5 Absolute Address—@aa:8, @aa:16, or @aa:24: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), or 24 bits long (@aa:24). For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space. Table 2-12 indicates the accessible address ranges.

Table 2-12 Absolute Address Access Ranges

Absolute Address 1-Mbyte Modes 64-kbyte Modes 8 bits (@aa:8) H'FFF00 to H'FFFFF H'FF00 to H'FFFF (1048320 to 1048575) (65280 to 65535) 16 bits (@aa:16) H'00000 to H'07FFF, H'0000 to H'FFFF H'F8000 to H'FFFFF (0 to 65535) (0 to 32767, 1015808 to 1048575) 24 bits (@aa:24) H'00000 to H'FFFFF H'000000 to H'00FFFF (0 to 1048575) (0 to 65535)

6 Immediate—#xx:8, #xx:16, or #xx:32: The instruction code contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The instruction codes of the ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. The instruction codes of some bit manipulation instructions contain 3-bit immediate data specifying a bit number. The TRAPA instruction code contains 2-bit immediate data specifying a vector address.

- **7 Program-Counter Relative**—@(**d:8, PC**) or @(**d:16, PC**): This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction code is sign-extended to 24 bits and added to the 24-bit PC contents to generate a 24-bit branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to +32768 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.
- **8 Memory Indirect**—@@aa:8: This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. See figure 2-10. The upper bits of the 8-bit absolute address are assumed to be 0 (H'0000), so the address range is 0 to 255 (H'000000 to H'0000FF). Note that the first part of this range is also the exception vector area. For further details see section 5, Interrupt Controller.




Figure 2-10 Memory-Indirect Branch Address Specification

When a word-size or longword-size memory operand is specified, or when a branch address is specified, if the specified memory address is odd, the least significant bit is regarded as 0. The accessed data or instruction code therefore begins at the preceding address. See section 2.5.2, Memory Data Formats.

2.7.2 Effective Address Calculation

Table 2-13 explains how an effective address is calculated in each addressing mode. In the 1-Mbyte operating modes the upper 4 bits of the calculated address are ignored in order to generate a 20-bit effective address.

Table 2-13 Effective Address Calculation





Table 2-13 Effective Address Calculation (cont)



45

Addressing Mode and Instruction Format Effective Address Calculation Effective Address No. Memory indirect @@aa:8 8 Normal mode ор abs abs H'0000 15 0 23 16 15 H'00 Memory contents Advanced mode abs ор 0 H'0000 abs

Memory contents

23

31

Legend

r, rm, rn: Register field
op: Operation field
disp: Displacement
IMM: Immediate data
abs: Absolute address

Table 2-13 Effective Address Calculation (cont)

2.8 Processing States

2.8.1 Overview

The H8/300H CPU has five processing states: the program execution state, exception-handling state, power-down state, reset state, and bus-released state. The power-down state includes sleep mode, software standby mode, and hardware standby mode. Figure 2-11 classifies the processing states. Figure 2-13 indicates the state transitions.




Figure 2-11 Processing States

2.8.2 Program Execution State

In this state the CPU executes program instructions in normal sequence.

2.8.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal program flow due to a reset, interrupt, or trap instruction. The CPU fetches a starting address from the exception vector table and branches to that address. In interrupt and trap exception handling the CPU references the stack pointer (ER7) and saves the program counter and condition code register.

Types of Exception Handling and Their Priority: Exception handling is performed for resets, interrupts, and trap instructions. Table 2-14 indicates the types of exception handling and their priority. Trap instruction exceptions are accepted at all times in the program execution state.

Table 2-14 Exception Handling Types and Priority

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High •	Reset	Synchronized with clock	Exception handling starts immediately when RES changes from low to high
Low	Interrupt	End of instruction execution or end of exception handling*	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed

Note: * Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

Figure 2-12 classifies the exception sources. For further details about exception sources, vector numbers, and vector addresses, see section 4, Exception Handling, and section 5, Interrupt Controller.




Figure 2-12 Classification of Exception Sources




Figure 2-13 State Transitions

2.8.4 Exception-Handling Sequences

Reset Exception Handling: Reset exception handling has the highest priority. The reset state is entered when the \overline{RES} signal goes low. Reset exception handling starts after that, when \overline{RES} changes from low to high. When reset exception handling starts the CPU fetches a start address from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during the reset exception-handling sequence and immediately after it ends.

Interrupt Exception Handling and Trap Instruction Exception Handling: When these exception-handling sequences begin, the CPU references the stack pointer (ER7) and pushes the program counter and condition code register on the stack. Next, if the UE bit in the system control register (SYSCR) is set to 1, the CPU sets the I bit in the condition code register to 1. If the UE bit is cleared to 0, the CPU sets both the I bit and the UI bit in the condition code register to 1. Then the CPU fetches a start address from the exception vector table and execution branches to that address.

Figure 2-14 shows the stack after the exception-handling sequence.




Figure 2-14 Stack Structure after Exception Handling

2.8.5 Reset State

When the \overline{RES} input goes low all current processing stops and the CPU enters the reset state. The I bit in the condition code register is set to 1 by a reset. All interrupts are masked in the reset state. Reset exception handling starts when the \overline{RES} signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details see section 10, Watchdog Timer.

2.8.6 Power-Down State

In the power-down state the CPU stops operating to conserve power. There are three modes: sleep mode, software standby mode, and hardware standby mode.

Sleep Mode: A transition to sleep mode is made if the SLEEP instruction is executed while the SSBY bit is cleared to 0 in the system control register (SYSCR). CPU operations stop immediately after execution of the SLEEP instruction, but the contents of CPU registers are retained.

Software Standby Mode: A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit is set to 1 in SYSCR. The CPU and clock halt and all on-chip supporting modules stop operating. The on-chip supporting modules are reset, but as long as a specified voltage is supplied the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

Hardware Standby Mode: A transition to hardware standby mode is made when the \overline{STBY} input goes low. As in software standby mode, the CPU and clock halt and the on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

For further information see section 16, Power-Down State.

2.9 Basic Operational Timing

2.9.1 Overview

The H8/300H CPU operates according to the system clock (\emptyset). The interval from one rise of the system clock to the next rise is referred to as a "state." A memory cycle or bus cycle consists of two or three states. The CPU uses different methods to access on-chip memory, the on-chip supporting modules, and the external address space. Access to the external address space can be controlled by the bus controller.

2.9.2 On-Chip Memory Access Timing

On-chip memory is accessed in two states. The data bus is 16 bits wide, permitting both byte and word access. Figure 2-15 shows the on-chip memory access cycle. Figure 2-16 indicates the pin states.




Figure 2-15 On-Chip Memory Access Cycle




Figure 2-16 Pin States during On-Chip Memory Access

2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in three states. The data bus is 8 or 16 bits wide, depending on the register being accessed. Figure 2-17 shows the on-chip supporting module access timing. Figure 2-18 indicates the pin states.




Figure 2-17 Access Cycle for On-Chip Supporting Modules




Figure 2-18 Pin States during Access to On-Chip Supporting Modules

2.9.4 Access to External Address Space

The external address space is divided into eight areas (areas 0 to 7). Bus-controller settings determine whether each area is accessed via an 8-bit or 16-bit bus, and whether it is accessed in two or three states. For details see section 6, Bus Controller.

Section 3 MCU Operating Modes

3.1 Overview

3.1.1 Operating Mode Selection

The H8/3032 Series has three operating modes (modes 1 to 3) that are selected by the mode pins $(MD_1 \text{ and } MD_0)$ as indicated in table 3-1. The input at these pins determines expanded mode or single-chip mode.

Table 3-1 Operating Mode Selection

	Mode	Pins	Description		
Operating Mode	MD ₁	MD ₀	Address Space	Initial Bus Width*1	On-Chip RAM
_	0	0	_	_	
Mode 1	0	1	1 Mbyte	8 bits	Enabled*1
Mode 2	1	0	64 kbytes	_	Enabled*2
Mode 3	1	1	1 Mbyte	_	Enabled*2

Notes: 1. In mode 1, if the RAM enable bit (RAME) in the system control register (SYSCR) is cleared to 0, these addresses become external addresses.

For the address space size there are two choices: 64 kbytes or 1 Mbyte.

Modes 1 and 3 support a maximum address space of 1 Mbyte. Mode 2 supports a maximum address space of 64 kbytes.

The H8/3032 Series can only be used in modes 1 to 3. The inputs at the mode pins must select one of these three modes. The inputs at the mode pins must not be changed during operation.

In modes 2 and 3, clearing bit RAME of SYSCR to 0 and reading the on-chip RAM always returns H'FF, and write access is ignored. For details, see section 13.3, Operation.

3.1.2 Register Configuration

The H8/3032 Series has a mode control register (MDCR) that indicates the inputs at the mode pins (MD $_2$ to MD $_0$), and a system control register (SYSCR). Table 3-2 summarizes these registers.


Table 3-2 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFF1	Mode control register	MDCR	R	Undetermined
H'FFF2	System control register	SYSCR	R/W	H'0B

Note: * The lower 16 bits of the address are indicated.

3.2 Mode Control Register (MDCR)

MDCR is an 8-bit read-only register that indicates the current operating mode of the H8/3032 Series.



Note: * Determined by pins MD₁ and MD₀.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.


Bits 5 to 3—Reserved: Read-only bits, always read as 0.

Bit 2—Reserved: Read-only bit, always read as 1.

Bits 1 and 0—Mode Select 1 and 0 (MDS1 and MDS0): These bits indicate the logic levels at pins MD_1 and MD_0 (the current operating mode). MDS1 and MDS0 correspond to MD_1 and MD_0 . MDS1 and MDS0 are read-only bits. The mode pin $(MD_1$ and MD_0) levels are latched when MDCR is read.

3.3 System Control Register (SYSCR)

SYSCR is an 8-bit register that controls the operation of the H8/3032 Series.



Bit 7—Software Standby (SSBY): Enables transition to software standby mode. (For further information about software standby mode see section 16, Power-Down State.)

When software standby mode is exited by an external interrupt, this bit remains set to 1. To clear this bit, write 0.

Bit 7 SSBY	Description	
0	SLEEP instruction causes transition to sleep mode	(Initial value)
1	SLEEP instruction causes transition to software standby mode	

Bits 6 to 4—Standby Timer Select (STS2 to STS0): These bits select the length of time the CPU and on-chip supporting modules wait for the internal clock oscillator to settle when software standby mode is exited by an external interrupt. Set these bits so that the waiting time will be at least 8 ms at the system clock rate. For further information about waiting time selection, see section 19.4.3, Selection of Oscillator Waiting Time after Exit from Software Standby Mode.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8192 states	(Initial value)
0	0	1	Waiting time = 16384 states	
0	1	0	Waiting time = 32768 states	
0	1	1	Waiting time = 65536 states	
1	0	_	Waiting time = 131072 states	
1	1	_	Illegal setting	

Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in the condition code register as a user bit or an interrupt mask bit.

Bit 3		
UE	Description	
0	UI bit in CCR is used as an interrupt mask bit	
1	UI bit in CCR is used as a user bit	(Initial value)

Bit 2—NMI Edge Select (NMIEG): Selects the valid edge of the NMI input.

Bit 2 NMIEG	Description	
0	An interrupt is requested at the falling edge of NMI	(Initial value)
1	An interrupt is requested at the rising edge of NMI	

Bit 1—Reserved: Read-only bit, always read as 1.

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized by the rising edge of the \overline{RES} signal. It is not initialized in software standby mode.

Bit 0 RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

3.4 Operating Mode Descriptions

3.4.1 Mode 1

1-Mbyte address space can be accessed including the on-chip ROM addresses. Port 3 pins function as data pins D_7 to D_0 and port 1, 2, and 5 pins function as address pins A_{19} to A_0 . The address bus width can be selected by setting DDR of ports 1, 2, and 5.

3.4.2 Mode 2

This mode is a normal mode with a 64-kbyte address space which operates using the on-chip ROM, RAM, and registers. External addresses cannot be accessed. The vector area and stack area can be saved.

3.4.3 Mode 3

This mode is an advanced mode with a 1-Mbyte address space which operates using the on-chip ROM, RAM, and registers. External addresses cannot be accessed.

3.5 Pin Functions in Each Operating Mode

The pin functions of ports 1, 2, 3, 5, and 6 vary depending on the operating mode. Table 3-3 indicates their functions in each operating mode.

Table 3-3 Pin Functions in Each Mode

Port	Mode 1	Modes 2, 3
Port 1	P1 ₇ to P1 ₀ *1	P1 ₇ to P1 ₀
Port 2	P2 ₇ to P2 ₀ *1	P2 ₇ to P2 ₀
Port 3	D ₇ to D ₀	P3 ₇ to P3 ₀
Port 5	P5 ₃ to P5 ₀ *1	P5 ₃ to P5 ₀
Port 6	WR, RD, AS, P6 ₆ /WAIT*2	P6 ₅ to P6 ₃ , P6 ₀

Notes: 1. Initial state. These pins function as an address bus by setting the corresponding DDR bit to 1

The functions of these pins vary depending on the settings in the wait state controller enable register (WCER), wait control register (WCR), and port data direction register.

3.6 Memory Map in Each Operating Mode

Figure 3-1 shows a memory map of the H8/3032. Figure 3-2 shows a memory map of the H8/3031. Figure 3-3 shows a memory map of the H8/3030. The address space is divided into eight areas.




Figure 3-1 H8/3032 Memory Map in Each Operating Mode





Figure 3-2 H8/3031 Memory Map in Each Operating Mode



 $Figure \ 3-3 \quad H8/3030 \ Memory \ Map \ in \ Each \ Operating \ Mode$

Section 4 Exception Handling

4.1 Overview

4.1.1 Exception Handling Types and Priority

As table 4-1 indicates, exception handling may be caused by a reset, trap instruction, or interrupt. Exception handling is prioritized as shown in table 4-1. If two or more exceptions occur simultaneously, they are accepted and processed in priority order. Trap instruction exceptions are accepted at all times in the program execution state.

Table 4-1 Exception Types and Priority

Priority	Exception Type	Start of Exception Handling
High	Reset	Starts immediately after a low-to-high transition at the $\overline{\text{RES}}$ pin
	Interrupt	Interrupt requests are handled when execution of the current instruction or handling of the current exception is completed
Low	Trap instruction (TRAPA)	Started by execution of a trap instruction (TRAPA)

4.1.2 Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows.

- $1. \quad \text{The program counter (PC) and condition code register (CCR) are pushed onto the stack.} \\$
- 2. The CCR interrupt mask bit is set to 1.
- 3. A vector address corresponding to the exception source is generated, and program execution starts from the address indicated in the vector address.

For a reset exception, steps 2 and 3 above are carried out.

4.1.3 Exception Vector Table

The exception sources are classified as shown in figure 4-1. Different vectors are assigned to different exception sources. Table 4-2 lists the exception sources and their vector addresses.




Figure 4-1 Exception Sources

Table 4-2 Exception Vector Table

		Vector A	ddress*1
	Vector Number	Advanced Mode	Normal Mode
	0	H'0000 to H'0003	H'0000 to H'0001
m use	1	H'0004 to H'0007	H'0002 to H'0003
	2	H'0008 to H'000B	H'0004 to H'0005
	3	H'000C to H'000F	H'0006 to H'0007
	4	H'0010 to H'0013	H'0008 to H'0009
	5	H'0014 to H'0017	H'000A to H'000B
	6	H'0018 to H'001B	H'000C to H'000D
VMI)	7	H'001C to H'001F	H'000E to H'000F
sources)	8	H'0020 to H'0023	H'0010 to H'0011
	9	H'0024 to H'0027	H'0012 to H'0013
	10	H'0028 to H'002B	H'0014 to H'0015
	11	H'002C to H'002F	H'0016 to H'0017
IRQ_0	12	H'0030 to H'0033	H'0018 to H'0019
IRQ ₁	13	H'0034 to H'0037	H'001A to H'001B
IRQ ₂	14	H'0038 to H'003B	H'001C to H'001D
IRQ ₃	15	H'003C to H'003F	H'001E to H'001F
IRQ ₄	16	H'0040 to H'0043	H'0020 to H'0021
m use	17	H'0044 to H'0047	H'0022 to H'0023
	18	H'0048 to H'004B	H'0024 to H'0025
	19	H'004C to H'004F	H'0026 to H'0027
!	20	H'0050 to H'0053	H'0028 to H'0029
		to H'00F0 to H'00F3	H'0078 to H'0079
	IRQ ₁ IRQ ₂ IRQ ₃	0 m use	Vector Number

Notes: 1. Lower 16 bits of the address.

2. For the internal interrupt vectors, see section 5.3.3, Interrupt Vector Table.

4.2 Reset

4.2.1 Overview

A reset is the highest-priority exception. When the \overline{RES} pin goes low, all processing halts and the H8/3032 Series enters the reset state. A reset initializes the internal state of the CPU and the registers of the on-chip supporting modules. Reset exception handling begins when the \overline{RES} pin changes from low to high.

The H8/3032 Series can also be reset by overflow of the watchdog timer. For details see section 10, Watchdog Timer.

4.2.2 Reset Sequence

The H8/3032 Series enters the reset state when the \overline{RES} pin goes low.


To ensure that the H8/3032 Series is reset, hold the \overline{RES} pin low for at least 20 ms at power-up. To reset the H8/3032 Series during operation, hold the \overline{RES} pin low for at least 10 system clock (\emptyset) cycles. See appendix D.2, Pin States at Reset, for the states of the pins in the reset state.

When the \overline{RES} pin goes high after being held low for the necessary time, the H8/3032 Series starts reset exception handling as follows.

- The internal state of the CPU and the registers of the on-chip supporting modules are initialized, and the I bit is set to 1 in CCR.
- The contents of the reset vector address (H'0000 to H'0003 in advanced mode, H'0000 to H'0001 in normal mode) are read, and program execution starts from the address indicated in the vector address.

Figure 4-2 shows the reset sequence in modes 1 and 3. Figure 4-3 shows the reset sequence in mode 2.








Figure 4-3 Reset Sequence (Mode 2)

4.2.3 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. The first instruction of the program is always executed immediately after the reset state ends. This instruction should initialize the stack pointer (example: MOV.L #xx:32, SP).

4.3 Interrupts

Interrupt exception handling can be requested by nine external sources (NMI, $\overline{IRQ_0}$ to $\overline{IRQ_4}$) and 21 internal sources in the on-chip supporting modules. Figure 4-4 classifies the interrupt sources and indicates the number of interrupts of each type.

The on-chip supporting modules that can request interrupts are the watchdog timer (WDT), 16-bit integrated timer unit (ITU), serial communication interface (SCI), and A/D converter. Each interrupt source has a separate vector address.

NMI is the highest-priority interrupt and is always accepted. Interrupts are controlled by the interrupt controller. The interrupt controller can assign interrupts other than NMI to two priority levels, and arbitrate between simultaneous interrupts. Interrupt priorities are assigned in interrupt priority registers A and B (IPRA and IPRB) in the interrupt controller.

For details on interrupts see section 5, Interrupt Controller.




Figure 4-4 Interrupt Sources and Number of Interrupts

4.4 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. If the UE bit is set to 1 in the system control register (SYSCR), the exception handling sequence sets the I bit to 1 in CCR. If the UE bit is 0, the I and UI bits are both set to 1. The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, which is specified in the instruction code.

4.5 Stack Status after Exception Handling

Figure 4-5 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 4-5 Stack after Completion of Exception Handling

4.6 Notes on Stack Usage

When accessing word data or longword data, the H8/3032 Series regards the lowest address bit as 0. The stack should always be accessed by word access or longword access, and the value of the stack pointer (SP, ER7) should always be kept even. Use the following instructions to save registers:

```
PUSH.W Rn (or MOV.W Rn, @-SP)
PUSH.L ERn (or MOV.L ERn, @-SP)
```

Use the following instructions to restore registers:

```
\begin{array}{ll} POP.W \; Rn & \;\; (or \; MOV.W \;@SP+, \; Rn) \\ POP.L \; ERn & \;\; (or \; MOV.L \;@SP+, \; ERn) \end{array}
```

Setting SP to an odd value may lead to a malfunction. Figure 4-6 shows an example of what happens when the SP value is odd.




Figure 4-6 Operation when SP Value is Odd

Section 5 Interrupt Controller

5.1 Overview

5.1.1 Features

The interrupt controller has the following features:

- Interrupt priority registers (IPRs) for setting interrupt priorities
 - Interrupts other than NMI can be assigned to two priority levels on a module-by-module basis in interrupt priority registers A and B (IPRA and IPRB).
- Three-level masking by the I and UI bits in the CPU condition code register (CCR)
- Independent vector addresses
 - All interrupts are independently vectored; the interrupt service routine does not have to identify the interrupt source.
- Six external interrupt pins

NMI has the highest priority and is always accepted; either the rising or falling edge can be selected. For each of IRQ_0 to IRQ_4 , sensing of the falling edge or level sensing can be selected independently.

5.1.2 Block Diagram

Figure 5-1 shows a block diagram of the interrupt controller.




Figure 5-1 Interrupt Controller Block Diagram

5.1.3 Pin Configuration

Table 5-1 lists the interrupt pins.

Table 5-1 Interrupt Pins

Name	Abbreviation	I/O	Function
Nonmaskable interrupt	NMI	Input	Nonmaskable interrupt, rising edge or falling edge selectable
External interrupt request 4 to 0	$\overline{IRQ_4}$ to $\overline{IRQ_0}$	Input	Maskable interrupts, falling edge or level sensing selectable

5.1.4 Register Configuration

Table 5-2 lists the registers of the interrupt controller.

Table 5-2 Interrupt Controller Registers

Address*1	Name	Abbreviation	R/W	Initial Value
H'FFF2	System control register	SYSCR	R/W	H'0B
H'FFF4	IRQ sense control register	ISCR	R/W	H'00
H'FFF5	IRQ enable register	IER	R/W	H'00
H'FFF6	IRQ status register	ISR	R/(W)*2	H'00
H'FFF8	Interrupt priority register A	IPRA	R/W	H'00
H'FFF9	Interrupt priority register B	IPRB	R/W	H'00

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear flags.


5.2 Register Descriptions

5.2.1 System Control Register (SYSCR)

SYSCR is an 8-bit readable/writable register that controls software standby mode, selects the action of the UI bit in CCR, selects the NMI edge, and enables or disables the on-chip RAM.

Only bits 3 and 2 are described here. For the other bits, see section 3.3, System Control Register (SYSCR).

SYSCR is initialized to H'0B by a reset and in hardware standby mode. It is not initialized in software standby mode.



Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in CCR as a user bit or an interrupt mask bit.

Bit 3 UE	Description	
0	UI bit in CCR is used as interrupt mask bit	
1	UI bit in CCR is used as user bit	(Initial value)


Bit 2—NMI Edge Select (NMIEG): Selects the NMI input edge.

Bit 2 NMIEG	Description	
0	Interrupt is requested at falling edge of NMI input	(Initial value)
1	Interrupt is requested at rising edge of NMI input	

5.2.2 Interrupt Priority Registers A and B (IPRA, IPRB)

IPRA and IPRB are 8-bit readable/writable registers that control interrupt priority.

Interrupt Priority Register A (IPRA): IPRA is an 8-bit readable/writable register in which interrupt priority levels can be set.



Priority level A7

Selects the priority level of IRQ₀ interrupt requests

IPRA is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Priority Level A7 (IPRA7): Selects the priority level of IRQ_0 interrupt requests.

Bit '	7
-------	---

IPRA7	Description	
0	IRQ ₀ interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ ₀ interrupt requests have priority level 1 (high priority)	

Bit 6—Priority Level A6 (IPRA6): Selects the priority level of IRQ_1 interrupt requests.

Bit 6

IPRA6	Description	
0	IRQ ₁ interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ ₁ interrupt requests have priority level 1 (high priority)	

Bit 5—Priority Level A5 (IPRA5): Selects the priority level of IRQ_2 and IRQ_3 interrupt requests.

Bit 5

IPRA5 Description

0	IRQ ₂ and IRQ ₃ interrupt requests have priority level 0 (low priority)	(Initial value)
1	\ensuremath{IRQ}_2 and \ensuremath{IRQ}_3 interrupt requests have priority level 1 (high priority)	

Bit 4—Priority Level A4 (IPRA4): Selects the priority level of IRQ $_4$ interrupt requests.

Bit 4 IPRA4

Description

0	IRQ ₄ interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ ₄ interrupt requests have priority level 1 (high priority)	

Bit 3—Priority Level A3 (IPRA3): Selects the priority level of WDT interrupt requests.

Bit 3

IPRA3	Description	
0	WDT interrupt requests have priority level 0 (low priority)	(Initial value)
1	WDT interrupt requests have priority level 1 (high priority)	·

Bit 2—Priority Level A2 (IPRA2): Selects the priority level of ITU channel 0 interrupt requests.

Bit 2

IPRA2	Description	
0	ITU channel 0 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 0 interrupt requests have priority level 1 (high priority)	

Bit 1—Priority Level A1 (IPRA1): Selects the priority level of ITU channel 1 interrupt requests.

Bit 1


IPRA1	Description	
0	ITU channel 1 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 1 interrupt requests have priority level 1 (high priority)	

Bit 0—Priority Level A0 (IPRA0): Selects the priority level of ITU channel 2 interrupt requests.

Bit 0

IPRA0	Description	
0	ITU channel 2 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 2 interrupt requests have priority level 1 (high priority)	

Interrupt Priority Register B (IPRB): IPRB is an 8-bit readable/writable register in which interrupt priority levels can be set.



IPRB is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Priority Level B7 (IPRB7): Selects the priority level of ITU channel 3 interrupt requests.

Bit 7

IPRB7	Description	
0	ITU channel 3 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 3 interrupt requests have priority level 1 (high priority)	

Bit 6—Priority Level B6 (IPRB6): Selects the priority level of ITU channel 4 interrupt requests.

Bit 6

IPRB6	Description	
0	ITU channel 4 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 4 interrupt requests have priority level 1 (high priority)	

Bits 5 and 4—Reserved: These bits can be written and read, but it does not affect interrupt priority.

Bit 3—Priority Level B3 (IPRB3): Selects the priority level of SCI interrupt requests.

Bit 3

IPRB3	Description	
0	SCI interrupt requests have priority level 0 (low priority)	(Initial value)
1	SCI interrupt requests have priority level 1 (high priority)	

Bit 2—Reserved: This bit can be written and read, but it does not affect interrupt priority.

Bit 1—Priority Level B1 (IPRB1): Selects the priority level of A/D converter interrupt requests.


Bit 1

IPRB1	PRB1 Description	
0	A/D converter interrupt requests have priority level 0 (low priority)	(Initial value)
1	A/D converter interrupt requests have priority level 1 (high priority)	

Bit 0—Reserved: This bit can be written and read, but it does not affect interrupt priority.

5.2.3 IRQ Status Register (ISR)

ISR is an 8-bit readable/writable register that indicates the status of IRQ_0 to IRQ_4 interrupt requests.



Note: * Only 0 can be written, to clear flags.

ISR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 5—Reserved: Read-only bits, always read as 0.

Bits 4 to 0—IRQ₄ to IRQ₀ Flags (IRQ4F to IRQ0F): These bits indicate the status of IRQ₄ to IRQ₀ interrupt requests.


Bits 4 to 0

IRQ4F to IRQ0F	Description
0	[Clearing conditions] (Initial value) 0 is written in IRQnF after reading the IRQnF flag when IRQnF = 1. IRQnSC = 0, IRQn input is high, and interrupt exception handling is carried out. IRQnSC = 1 and IRQn interrupt exception handling is carried out.
1	[Setting conditions] IRQnSC = 0 and IRQn input is low. IRQnSC = 1 and IRQn input changes from high to low.

Note: n = 4 to 0

5.2.4 IRQ Enable Register (IER)

IER is an 8-bit readable/writable register that enables or disables IRQ_0 to IRQ_4 interrupt requests.



IER is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 5—Reserved: These bits can be written and read, but they do not enable or disable interrupts.


Bits 4 to 0—IRQ $_4$ to IRQ $_0$ Enable (IRQ7E to IRQ0E): These bits enable or disable IRQ $_4$ to IRQ $_0$ interrupts.

Bits 4 to 0	
IRQ4E to IRQ0E	Description

0	IRQ ₄ to IRQ ₀ interrupts are disabled	(Initial value)
1	IRQ ₄ to IRQ ₀ interrupts are enabled	

5.2.5 IRQ Sense Control Register (ISCR)

ISCR is an 8-bit readable/writable register that selects level sensing or falling-edge sensing of the inputs at pins $\overline{IRQ_4}$ to $\overline{IRQ_0}$.



ISCR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 5—Reserved: These bits can be written and read, but they do not select level or falling-edge sensing.

Bits 4 to 0—IRQ₄ to IRQ₀ Sense Control (IRQ4SC to IRQ0SC): These bits selects whether interrupts IRQ₄ to IRQ₀ are requested by level sensing of pins $\overline{\text{IRQ}}_4$ to $\overline{\text{IRQ}}_0$, or by falling-edge sensing.

Bits 4 to 0 IRQ4SC to IRQ0SC Description

0	Interrupts are requested when $\overline{\text{IRQ}_4}$ to $\overline{\text{IRQ}_0}$ inputs are low	(Initial value)
1	Interrupts are requested by falling-edge input at $\overline{\text{IRQ}_4}$ to $\overline{\text{IRQ}_0}$	I

5.3 Interrupt Sources

The interrupt sources include external interrupts (NMI, IRQ₀ to IRQ₄) and 21 internal interrupts.

5.3.1 External Interrupts

There are six external interrupts: NMI, and IRQ_0 to IRQ_4 . Of these, NMI, IRQ_0 , IRQ_1 , and IRQ_2 can be used to exit software standby mode.

NMI: NMI is the highest-priority interrupt and is always accepted, regardless of the states of the I and UI bits in CCR. The NMIEG bit in SYSCR selects whether an interrupt is requested by the rising or falling edge of the input at the NMI pin. NMI interrupt exception handling has vector number 7.

IRQ₀ to IRQ₄ Interrupts: These interrupts are requested by input signals at pins $\overline{IRQ_0}$ to $\overline{IRQ_4}$. The IRQ₀ to IRQ₄ interrupts have the following features.

- ISCR settings can select whether an interrupt is requested by the low level of the input at pins $\overline{IRQ_0}$ to $\overline{IRQ_4}$, or by the falling edge.
- IER settings can enable or disable the IRQ_0 to IRQ_4 interrupts. Interrupt priority levels can be assigned by four bits in IPRA (IPRA7 to IPRA4).
- The status of IRQ₀ to IRQ₄ interrupt requests is indicated in ISR. The ISR flags can be cleared to 0 by software.

Figure 5-2 shows a block diagram of interrupts IRQ₀ to IRQ₄.




Figure 5-2 Block Diagram of Interrupts IRQ₀ to IRQ₄

Figure 5-3 shows the timing of the setting of the interrupt flags (IRQnF).




Figure 5-3 Timing of Setting of IRQnF

Interrupts IRQ_0 to IRQ_4 have vector numbers 12 to 16. These interrupts are detected regardless of whether the corresponding pin is set for input or output. When using a pin for external interrupt input, clear its DDR bit to 0 and do not use the pin for chip select output, refresh output, or SCI input or output.

5.3.2 Internal Interrupts

Twenty-one internal interrupts are requested from the on-chip supporting modules.

- Each on-chip supporting module has status flags for indicating interrupt status, and enable bits for enabling or disabling interrupts.
- Interrupt priority levels can be assigned in IPRA and IPRB.

5.3.3 Interrupt Vector Table

Table 5-3 lists the interrupt sources, their vector addresses, and their default priority order. In the default priority order, smaller vector numbers have higher priority. The priority of interrupts other than NMI can be changed in IPRA and IPRB. The priority order after a reset is the default order shown in table 5-3.

Table 5-3 Interrupt Sources, Vector Addresses, and Priority

Vector Address* Vector Interrupt Source Origin Number **Advanced Mode Normal Mode IPR Priority** NMI External pins H'001C to H'001F H'000E to H'000F 7 High IRQ_0 12 H'0030 to H'0033 H'0018 to H'0019 IPRA7 IRQ₁ 13 H'0034 to H0037 H'001A to H'001B IPRA6 IRQ_2 14 H'0038 to H'003B H'001C to H'001D IPRA5 IRQ₃ 15 H'003C to H'003F H'001E to H'001F IRQ₄ 16 H'0040 to H'0043 H'0020 to H'0021 IPRA4 Reserved 17 H'0044 to H'0047 H'0022 to H'0023 18 H'0048 to H'004B H'0024 to H'0025 H'004C to H'004F H'0026 to H'0027 19 WOVI (interval timer) Watchdog timer 20 H'0050 to H'0053 H'0028 to H'0029 IPRA3 Reserved 21 H'0054 to H'0057 H'002A to H'002B 22 H'0058 to H'005B H'002C to H'002D 23 H'005C to H'005F H'002E to H'002F IMIA0 (compare match/ ITU channel 0 24 H'0060 to H'0063 H'0030 to H'0031 IPRA2 input capture A0) IMIB0 (compare match/ 25 H'0064 to H'0067 H'0032 to H'0033 input capture B0) OVI0 (overflow 0) 26 H'0068 to H'006B H'0034 to H'0035 Reserved 27 H'006C to H'006F H'0036 to H'0037 IMIA1 (compare match/ ITU channel 1 28 H'0070 to H'0073 H'0038 to H'0039 IPRA1 input capture A1) IMIB1 (compare match/ 29 H'0074 to H'0077 H'003A to H'003B input capture B1) OVI1 (overflow 1) 30 H'0078 to H'007B H'003C to H'003D H'007C to H'007F H'003E to H'003F Reserved IMIA2 (compare match/ ITU channel 2 32 H'0080 to H'0083 H'0040 to H'0041 IPRA0 input capture A2) IMIB2 (compare match/ H'0084 to H'0087 33 H'0042 to H'0043 input capture B2) OVI2 (overflow 2) 34 H'0088 to H'008B H'0044 to H'0045 H'008C to H'008F H'0046 to H'0047 Reserved

Note: * Lower 16 bits of the address.

Table 5-3 Interrupt Sources, Vector Addresses, and Priority (cont)

Vector Address* Vector Interrupt Source Origin Number **Advanced Mode Normal Mode IPR** Priority IMIA3 (compare match/ ITU channel 3 H'0090 to H'0093 H'0048 to H'0049 IPRB7 36 input capture A3) IMIB3 (compare match/ H'0094 to H'0097 H'004A to H'004B 37 input capture B3) OVI3 (overflow 3) H'0098 to H'009B H'004C to H'004D 38 Reserved 39 H'009C to H'009F H'004E to H'004F IMIA4 (compare match/ ITU channel 4 40 H'00A0 to H'00A3 H'0050 to H'0051 input capture A4) IMIB4 (compare match/ 41 H'00A4 to H'00A7 H'0052 to H'0053 input capture B4) OVI4 (overflow 4) 42 H'00A8 to H'00AB H'0054 to H'0055 Reserved 43 H'00AC to H'00AF H'0056 to H'0057 Reserved 44 H'00B0 to H'00B3 H'0058 to H'0059 45 H'00B4 to H'00B7 H'005A to H'005B H'00B8 to H'00BB 46 H'005C to H'005D 47 H'00BC to H'00BF H'005E to H'005F 48 H'00C0 to H'00C3 H'0060 to H'0061 49 H'00C4 to H'00C7 H'0062 to H'0063 50 H'00C8 to H'00CB H'0064 to H'0065 51 H'00CC to H'00CF H'0066 to H'0067 ERI0 (receive error) SCI 52 H'00D0 to H'00D3 H'0068 to H'0069 IPRB3 RXI0 (receive data H'00D4 to H'00D7 53 H'006A to H'006B full) TXI0 (transmit data H'00D8 to H'00DB H'006C to H'006D 54 empty) TEI0 (transmit end) H'00DC to H'00DF H'006E to H'006F 55 Reserved 56 H'00E0 to H'00E3 H'0070 to H'0071 IPRB2 57 H'00E4 to H'00E7 H'0072 to H'0073 58 H'00E8 to H'00EB H'0074 to H'0075 59 H'00EC to H'00EF H'0076 to H'0077 ADI (A/D end) A/D H'00F0 to H'00F3 H'0078 to H'0079 60 IPRB1 Low

Note: * Lower 16 bits of the address.

5.4 Interrupt Operation

5.4.1 Interrupt Handling Process

The H8/3032 Series handles interrupts differently depending on the setting of the UE bit. When UE = 1, interrupts are controlled by the I bit. When UE = 0, interrupts are controlled by the I and UI bits. Table 5-4 indicates how interrupts are handled for all setting combinations of the UE, I, and UI bits.

NMI interrupts are always accepted except in the reset and hardware standby states. IRQ interrupts and interrupts from the on-chip supporting modules have their own enable bits. Interrupt requests are ignored when the enable bits are cleared to 0.

Table 5-4 UE, I, and UI Bit Settings and Interrupt Handling

SYSCR	CCR			
UE	ī	UI	Description	
1	0	_	All interrupts are accepted. Interrupts with priority level 1 have higher priority.	
	1	_	No interrupts are accepted except NMI.	
0	0	_	All interrupts are accepted. Interrupts with priority level 1 have higher priority.	
	1	0	NMI and interrupts with priority level 1 are accepted.	
		1	No interrupts are accepted except NMI.	

UE = 1: Interrupts IRQ_0 to IRQ_4 and interrupts from the on-chip supporting modules can all be masked by the I bit in the CPU's CCR. Interrupts are masked when the I bit is set to 1, and unmasked when the I bit is cleared to 0. Interrupts with priority level 1 have higher priority. Figure 5-4 is a flowchart showing how interrupts are accepted when UE = 1.




Figure 5-4 Process Up to Interrupt Acceptance when UE = 1

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- When the interrupt controller receives one or more interrupt requests, it selects the highestpriority request, following the IPR interrupt priority settings, and holds other requests pending. If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt controller follows the priority order shown in table 5-3.
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request is accepted. If the I bit is set to 1, only NMI is accepted; other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is
 saved indicates the address of the first instruction that will be executed after the return from
 the interrupt service routine.
- Next the I bit is set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service routine starts executing from the address indicated by the contents of the vector address.

UE = 0: The I and UI bits in the CPU's CCR and the IPR bits enable three-level masking of IRQ_0 to IRQ_4 interrupts and interrupts from the on-chip supporting modules.

- Interrupt requests with priority level 0 are masked when the I bit is set to 1, and are unmasked when the I bit is cleared to 0.
- Interrupt requests with priority level 1 are masked when the I and UI bits are both set to 1, and are unmasked when either the I bit or the UI bit is cleared to 0.

For example, if the interrupt enable bits of all interrupt requests are set to 1, IPRA is set to H'20, and IPRB is set to H'00 (giving IRQ_2 and IRQ_3 interrupt requests priority over other interrupts), interrupts are masked as follows:

- a. If I = 0, all interrupts are unmasked (priority order: NMI > $IRQ_2 > IRQ_3 > IRQ_0 \dots$).
- b. If I=1 and UI=0, only NMI, IRQ_2 , and IRQ_3 are unmasked.
- c. If I=1 and UI=1, all interrupts are masked except NMI.

Figure 5-5 shows the transitions among the above states.




Figure 5-5 Interrupt Masking State Transitions (Example)

Figure 5-6 is a flowchart showing how interrupts are accepted when UE = 0.

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- When the interrupt controller receives one or more interrupt requests, it selects the highestpriority request, following the IPR interrupt priority settings, and holds other requests pending. If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt controller follows the priority order shown in table 5-3.
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request is accepted regardless of its IPR setting, and regardless of the UI bit. If the I bit is set to 1 and the UI bit is cleared to 0, only NMI and interrupts with priority level 1 are accepted; interrupt requests with priority level 0 are held pending. If the I bit and UI bit are both set to 1, only NMI is accepted; all other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is
 saved indicates the address of the first instruction that will be executed after the return from
 the interrupt service routine.
- The I and UI bits are set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service routine starts executing from the address indicated by the contents of the vector address.





Figure 5-6 Process Up to Interrupt Acceptance when UE = 0



5.4.3 Interrupt Response Time

Table 5-5 indicates the interrupt response time from the occurrence of an interrupt request until the first instruction of the interrupt service routine is executed.

Table 5-5 Interrupt Response Time

			External Memory 8-Bit Bus		
		On-Chip			
No.	Item	Memory	2 States	3 States	
1	Interrupt priority decision	2*1	2*1	2*1	
2	Maximum number of states until end of current instruction	1 to 23	1 to 27	1 to 31*4	
3	Saving PC and CCR to stack	4	8	12* ⁴	
4	Vector fetch	4	8	12* ⁴	
5	Instruction prefetch*2	4	8	12* ⁴	
6	Internal processing*3	4	4	4	
Total		19 to 41	31 to 57	43 to 73	

Notes: 1. 1 state for internal interrupts.

- 2. Prefetch after the interrupt is accepted and prefetch of the first instruction in the interrupt service routine.
- 3. Internal processing after the interrupt is accepted and internal processing after prefetch.
- 4. The number of states increases if wait states are inserted in external memory access.

5.5 Usage Notes

5.5.1 Contention between Interrupt and Interrupt-Disabling Instruction

When an instruction clears an interrupt enable bit to 0 to disable the interrupt, the interrupt is not disabled until after execution of the instruction is completed. If an interrupt occurs while a BCLR, MOV, or other instruction is being executed to clear its interrupt enable bit to 0, at the instant when execution of the instruction ends the interrupt is still enabled, so its interrupt exception handling is carried out. If a higher-priority interrupt is also requested, however, interrupt exception handling for the higher-priority interrupt is carried out, and the lower-priority interrupt is ignored. This also applies to the clearing of an interrupt flag.

Figure 5-8 shows an example in which an IMIEA bit is cleared to 0 in the ITU.




Figure 5-8 Contention between Interrupt and Interrupt-Disabling Instruction

This type of contention will not occur if the interrupt is masked when the interrupt enable bit or flag is cleared to 0.

5.5.2 Instructions that Inhibit Interrupts

The LDC, ANDC, ORC, and XORC instructions inhibit interrupts. When an interrupt occurs, after determining the interrupt priority, the interrupt controller requests a CPU interrupt. If the CPU is currently executing one of these interrupt-inhibiting instructions, however, when the instruction is completed the CPU always continues by executing the next instruction.

5.5.3 Interrupts during EEPMOV Instruction Execution

The EEPMOV.B and EEPMOV.W instructions differ in their reaction to interrupt requests.

When the EEPMOV.B instruction is executing a transfer, no interrupts are accepted until the transfer is completed, not even NMI.

When the EEPMOV.W instruction is executing a transfer, interrupt requests other than NMI are not accepted until the transfer is completed. If NMI is requested, NMI exception handling starts at a transfer cycle boundary. The PC value saved on the stack is the address of the next instruction. Programs should be coded as follows to allow for NMI interrupts during EEPMOV.W execution:

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

Section 6 Bus Controller

6.1 Overview

The H8/3032 Series has an on-chip bus controller that divides the external address space into eight areas and can assign different bus specifications to each. This enables different types of memory to be connected easily.

A bus arbitration function of the bus controller controls the operation of the DMA controller (DMAC) and refresh controller. The bus controller can also release the bus to an external device.

6.1.1 Features

Features of the bus controller are listed below.

- Independent settings for address areas 0 to 7
 - 128-kbyte areas in 1-Mbyte mode.
 - Areas can be designated for two-state or three-state access.
- Four wait modes
 - Programmable wait mode, pin auto-wait mode, and pin wait modes 0 and 1 can be selected.
 - Zero to three wait states can be inserted automatically.

6.1.2 Block Diagram

Figure 6-1 shows a block diagram of the bus controller.




Figure 6-1 Block Diagram of Bus Controller

6.1.3 Input/Output Pins

Table 6-1 summarizes the bus controller's input/output pins.

Table 6-1 Bus Controller Pins

Name	Abbreviation	I/O	Function
Address strobe	ĀS	Output	Strobe signal indicating valid address output on the address bus
Read	RD	Output	Strobe signal indicating reading from the external address space
Write	WR	Output	Strobe signal indicating writing to the external address space, with valid data on the data bus
Wait	WAIT	Input	Wait request signal for access to external three- state-access areas

6.1.4 Register Configuration

Table 6-2 summarizes the bus controller's registers.

Table 6-2 Bus Controller Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFED	Access state control register	ASTCR	R/W	H'FF
H'FFEE	Wait control register	WCR	R/W	H'F3
H'FFEF	Wait state controller enable register	WCER	R/W	H'FF

Note: * Lower 16 bits of the address.

6.2 Register Descriptions

6.2.1 Access State Control Register (ASTCR)

ASTCR is an 8-bit readable/writable register that selects whether each area is accessed in two states or three states.



Bits selecting number of states for access to each area

ASTCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.


Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select whether the corresponding area is accessed in two or three states.

Bits 7 to 0 AST7 to AST0	Description	
0	Areas 7 to 0 are accessed in two states	
1	Areas 7 to 0 are accessed in three states	(Initial value)

ASTCR specifies the number of states in which external areas are accessed. On-chip memory and registers are accessed in a fixed number of states that does not depend on ASTCR settings.

6.2.2 Wait Control Register (WCR)

WCR is an 8-bit readable/writable register that selects the wait mode for the wait-state controller (WSC) and specifies the number of wait states.



WCR is initialized to HF3 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1/0): These bits select the wait mode.

Bit 3 WMS1	Bit 2 WMS0	Description	
0	0	Programmable wait mode	(Initial value)
	1	No wait states inserted by wait-state controller	
1	0	Pin wait mode 1	
	1	Pin auto-wait mode	

Bits 1 and 0—Wait Count 1 and 0 (WC1/0): These bits select the number of wait states inserted in access to external three-state-access areas.

Bit 1 WC1	Bit 0 WC0	Description	
0	0	No wait states inserted by wait-state controller	
	1	1 state inserted	
1	0	2 states inserted	
	1	3 states inserted	(Initial value)

6.2.3 Wait State Controller Enable Register (WCER)

WCER is an 8-bit readable/writable register that enables or disables wait-state control of external three-state-access areas by the wait-state controller.

Bit	7	6	5	4	3	2	1	0
	WCE7	WCE6	WCE5	WCE4	WCE3	WCE2	WCE1	WCE0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							
					l			

Wait state controller enable 7 to 0

These bits enable or disable wait-state control

WCER is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Wait-State Controller Enable 7 to 0 (WCE7 to WCE0): These bits enable or disable wait-state control of external three-state-access areas.

Bits 7 to 0 WCE7 to WCE0 Description

0	Wait-state control disabled (pin wait mode 0)	
1	Wait-state control enabled	(Initial value)

6.3 Operation

6.3.1 Area Division

The external address space is divided into areas 0 to 7. Each area has a size of 128 kbytes in the 1-Mbyte mode. Figure 6-2 shows a general view of the memory map.




Figure 6-2 Access Area Map

The bus specifications for each area can be selected in ASTCR, WCER, and WCR as shown in table 6-3.

Table 6-3 Bus Specifications

ASTCR	WCER	VCER WCR		Bus Specifications			
ASTn	WCEn	WMS1	WMS0	Bus Width	Access States	Wait Mode	
0	_	_	_	8	2	Disabled	
1	0	_	_	8	3	Pin wait mode 0	
	1	0	0	8	3	Programmable wait mode	
			1	8	3	Disabled	
		1	0	8	3	Pin wait mode 1	
			1	8	3	Pin auto-wait mode	

Note: n = 0 to 7

6.3.2 Bus Control Signal Timing

8-Bit, Three-State-Access Areas: Figure 6-3 shows the timing of bus control signals for an 8-bit, three-state-access area. Wait states can be inserted.




Figure 6-3 Bus Control Signal Timing for 8-Bit, Three-State-Access Area

8-Bit, Two-State-Access Areas: Figure 6-4 shows the timing of bus control signals for an 8-bit, two-state-access area. Wait status cannot be inserted.




Figure 6-4 Bus Control Signal Timing for 8-Bit, Two-State-Access Area

6.3.3 Wait Modes

Four wait modes can be selected for each area as shown in table 6-4.

Table 6-4 Wait Mode Selection

ASTCR	WCER	WCR			
ASTn Bit	WCEn Bit	WMS1 Bit	WMS0 Bit	WSC Control	Wait Mode
0	_	_	_	Disabled	No wait states
1	0	_	_	Disabled	Pin wait mode 0
	1	0	0	Enabled	Programmable wait mode
			1	Enabled	No wait states
		1	0	Enabled	Pin wait mode 1
			1	Enabled	Pin auto-wait mode

Note: n = 7 to 0

The ASTn and WCEn bits can be set independently for each area. Bits WMS1 and WMS0 apply to all areas. All areas for which WSC control is enabled operate in the same wait mode.

Pin Wait Mode 0: The wait state controller is disabled. Wait states can only be inserted by \overline{WAIT} pin control. During access to an external three-state-access area, if the \overline{WAIT} pin is low at the fall of the system clock (\emptyset) in the T_2 state, a wait state (T_W) is inserted. If the \overline{WAIT} pin remains low, wait states continue to be inserted until the \overline{WAIT} signal goes high. Figure 6-5 shows the timing.




Figure 6-5 Pin Wait Mode 0

Pin Wait Mode 1: In all accesses to external three-state-access areas, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted. If the \overline{WAIT} pin is low at the fall of the system clock (\emptyset) in the last of these wait states, an additional wait state is inserted. If the \overline{WAIT} pin remains low, wait states continue to be inserted until the \overline{WAIT} signal goes high.

Pin wait mode 1 is useful for inserting four or more wait states, or for inserting different numbers of wait states for different external devices.

If the wait count is 0, this mode operates in the same way as pin wait mode 0.

Figure 6-6 shows the timing when the wait count is 1 (WC1 = 0, WC0 = 1) and one additional wait state is inserted by \overline{WAIT} input.




Figure 6-6 Pin Wait Mode 1

Pin Auto-Wait Mode: If the \overline{WAIT} pin is low, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted.

In pin auto-wait mode, if the \overline{WAIT} pin is low at the fall of the system clock (\emptyset) in the T_2 state, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted. No additional wait states are inserted even if the \overline{WAIT} pin remains low.

Figure 6-7 shows the timing when the wait count is 1.




Figure 6-7 Pin Auto-Wait Mode

Programmable Wait Mode: The number of wait states (T_W) selected by bits WC1 and WC0 are inserted in all accesses to external three-state-access areas. Figure 6-8 shows the timing when the wait count is 1 (WC1 = 0, WC0 = 1).




Figure 6-8 Programmable Wait Mode

Example of Wait State Control Settings: A reset initializes ASTCR and WCER to H'FF and WCR to H'F3, selecting programmable wait mode and three wait states for all areas. Software can select other wait modes for individual areas by modifying the ASTCR, WCER, and WCR settings. Figure 6-9 shows an example of wait mode settings.




Figure 6-9 Wait Mode Settings (Example)

6.3.4 Interconnections with Memory (Example)

For each area, the bus controller can select two- or three-state access. In three-state-access areas, wait states can be inserted in a variety of modes, simplifying the connection of both high-speed and low-speed devices.

Figure 6-10 shows an example of interconnections between the H8/3032 Series and memory. Figure 6-10 shows a memory map for this example.

A 32-kword \times 8-bit EPROM is connected to area 0. This device is accessed in three states via a 8-bit bus.

Two 32-kword \times 8-bit SRAM devices (SRAM1 and SRAM2) are connected to area 1. These devices are accessed in two states via a 8-bit bus.

One 32-kword × 8-bit SRAM (SRAM3) is connected to area 7. This device is accessed via an 8-bit bus, using three-state access with an additional wait state inserted in pin auto-wait mode.




Figure 6-10 Memory Map (Example)

6.4 Usage Notes

6.4.1 Register Write Timing

ASTCR and WCER Write Timing: Data written to ASTCR or WCER takes effect starting from the next bus cycle. Figure 6-11 shows the timing when an instruction fetched from area 0 changes area 0 from three-state access to two-state access.




Figure 6-11 ASTCR Write Timing

Section 7 I/O Ports

7.1 Overview

The H8/3032 Series has nine input/output ports (ports 1, 2, 3, 5, 6, 8, 9, A, and B) and one input port (port 7). Table 7-1 summarizes the port functions. The pins in each port are multiplexed as shown in table 7-1.

Each port has a data direction register (DDR) for selecting input or output, and a data register (DR) for storing output data. In addition to these registers, ports 2, and 5 have an input pull-up control register (PCR) for switching input pull-up transistors on and off.

Ports 1 to 3 and ports 5, 6, and 8 can drive one TTL load and a 90-pF capacitive load. Ports 9, A, and B can drive one TTL load and a 30-pF capacitive load. Ports 1 to 3 and ports 5, 6, 8, 9, A, and B can drive a darlington pair. Ports 1, 2, 5, and B can drive LEDs (with 10-mA current sink). Pins P8₂ to P8₀, PA₇ to PA₀, and PB₃ to PB₀ have Schmitt-trigger input circuits.

For block diagrams of the ports see appendix C, I/O Port Block Diagrams.

Table 7-1 Port Functions (1)

Port	Description	Pins	Mode 1	Mode 2	Mode 3	
Port 1	8-bit I/O port Can drive LEDs	P1 ₇ to P1 ₀ / A ₇ to A ₀	Address output (A ₇ to A ₀) and generic input DDR = 0: generic input DDR = 1: address output	Generic input	output (
Port 2	8-bit I/O port Input pull-up Can drive LEDs	P2 ₇ to P2 ₀ / A ₁₅ to A ₈	Address output (A ₁₅ to A ₈) and generic input DDR = 0: generic input DDR = 1: address output	Generic input	output (
Port 3	• 8-bit I/O port	P3 ₇ to P3 ₀ / D ₇ to D ₀	Data input/output (D ₁₅ to D ₈)	Generic input	output 'output	
Port 5	4-bit I/O port Input pull-up Can drive LEDs	P5 ₃ to P5 ₀ / A ₁₉ to A ₁₆	Address output (A ₁₉ to A ₁₆) and generic input DDR = 0: generic input DDR = 1: address output	Generic input	output	
Port 6	• 4-bit I/O port	P6 ₅ /WR, P6 ₄ /RD, P6 ₃ /AS	Bus control signal output (WR, RD, AS)	Generic input/	output	
		P6 ₀ /WAIT	Bus control signal output (WAIT) and 1-bit generic input/output			
Port 7	8-bit input port	P7 ₇ to P7 ₀ / AN ₇ to AN ₀	Analog input (AN ₇ to AN ₀) to A/D converter, and generic input			
Port 8	 4-bit I/O port P8₂ to P8₀ have Schmitt inputs 	$\begin{array}{c} P8_3 / \overline{IRQ}_3, \\ P8_2 / \overline{IRQ}_2, \\ P8_1 / \overline{IRQ}_1 \\ P8_0 / \overline{IRQ}_0 \end{array}$	IRQ_3 to $\overline{IRQ_0}$ input and 4	-bit generic inpu	t/output	
Port 9	• 3-bit I/O port	P9 ₄ /SCK/IRQ ₄	Input and output (SCK) for serial communication interface (SCI), IRQ ₄ input, and 1-bit generic input/output			
		P9 ₂ /RxD, P9 ₀ /TxD	Input and output (RxD and Txd) for SCI and 2-bit generic input/output			

Table 7-1 Port Functions (1)

Port	Description	Pins	Mode 1	Mode 2	Mode 3
Port A	8-bit I/O port Schmitt inputs	PA ₇ /TP ₇ /TIOCB ₂ /, PA ₆ /TP ₆ /TIOCA ₂ , PA ₅ /TP ₅ /TIOCB ₁ , PA ₄ /TP ₄ //TIOCA ₁ , PA ₃ /TP ₃ /TIOCB ₀ / TCLKD, PA ₂ /TP ₂ /TIOCA ₀ / TCLKC, PA ₁ /TP ₁ /TCLKB, PA ₀ /TP ₀ /TCLKA	TPC output (TP ₈ to TP ₀), TCLKC, TCLKB, TCLKA, and generic input/output		,
Port B	8-bit I/O port Can drive LEDs	PB ₇ /TP ₁₅ /ADTRG,	TPC output (TP ₁₅), trigger and 1-bit generic input/ou	,	A/D converter,
	 PB₃ to PB₀ have Schmitt 	PB ₆ /TP ₁₄	TPC output (TP ₁₄) and 1-	bit generic input/o	utput
	inputs	PB ₅ /TP ₁₃ /TOCXB ₄ , PB ₄ /TP ₁₂ /TOCXA ₄ , PB ₃ /TP ₁₁ /TIOCB ₄ , PB ₂ /TP ₁₀ /TIOCA ₄ , PB ₁ /TP ₉ /TIOCB ₃ , PB ₀ /TP ₈ /TIOCA ₃	TPC output (TP ₁₃ to TP ₈) TOCXA ₄ , TIOCB ₄ , TIOCA TIOCB ₄ , TIOCA ₄ , TIOCB ₅ input/output	Λ_4 , TIOCB ₃ , TIOCA	A_3), and TOCXA ₄ ,

7.2 Port 1

7.2.1 Overview

Port 1 is an 8-bit input/output port with the pin configuration shown in figure 7-1. The pin functions differ depending on the operating mode. In mode 1, they are address bus output pins $(A_7 \text{ to } A_0)$.

In modes 2 and 3, port 1 is a generic input/output port.

Pins in port 1 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.




Figure 7-1 Port 1 Pin Configuration

7.2.2 Register Descriptions

Table 7-2 summarizes the registers of port 1.

Table 7-2 Port 1 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFC0	Port 1 data direction register	P1DDR	W	H'00
H'FFC2	Port 1 data register	P1DR	R/W	H'00

Note: * Lower 16 bits of the address.

Port 1 Data Direction Register (P1DDR): P1DDR is an 8-bit write-only register that can select input or output for each pin in port 1.

Bit	7	6	5	4	3	2	1	0
	P1 ₇ DDR	P1 ₆ DDR	P1 ₅ DDR	P1 ₄ DDR	P1 ₃ DDR	P1 ₂ DDR	P1₁DDR	P1 ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
	Port 1 data direction 7 to 0							
	These bits select input or output for port 1 pins							

Mode 1: A pin in port 1 becomes an address output pin if the corresponding P1DDR bit is set to 1, and a generic input pin if this bit is cleared to 0.

Modes 2 and 3 (Single-Chip Modes): Port 1 functions as an input/output port. A pin in port 1 becomes an output pin if the corresponding P1DDR bit is set to 1, and an input pin if this bit is cleared to 0.

P1DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P1DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a P1DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 1 Data Register (P1DR): P1DR is an 8-bit readable/writable register that stores data for pins P1₇ to P1₀.

Bit	7	6	5	4	3	2	1	0
	P1 ₇	P1 ₆	P1 ₅	P1 ₄	P1 ₃	P1 ₂	P1 ₁	P1 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Port 1 data 7 to 0
These bits store data for port 1 pins

When a bit in P1DDR is set to 1, if port 1 is read the value of the corresponding P1DR bit is returned directly, regardless of the actual state of the pin. When a bit in P1DDR is cleared to 0, if port 1 is read the corresponding pin level is read.

P1DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.2.3 Pin Functions in Each Mode

The pin functions of port 1 differ between mode 1 and modes 2 and 3 (single-chip modes). The pin functions in each mode are described below.

Mode 1: Address output or generic input can be selected for each pin in port 1. A pin becomes an address output pin if the corresponding P1DDR bit is set to 1, and a generic input pin if this bit is cleared to 0. Following a reset, all pins are input pins. To use a pin for address output, its P1DDR bit must be set to 1. Figure 7-2 shows the pin functions in mode 1.




Figure 7-2 Pin Functions in Mode 1 (Port 1)

Modes 2 and 3 (Single-Chip Modes): Input or output can be selected separately for each pin in port 1. A pin becomes an output pin if the corresponding P1DDR bit is set to 1, and an input pin if this bit is cleared to 0. Figure 7-3 shows the pin functions in modes 2 and 3.




Figure 7-3 Pin Functions in Modes 2 and 3 (Port 1)

7.3 Port 2

7.3.1 Overview

Port 2 is an 8-bit input/output port with the pin configuration shown in figure 7-4.

The pin functions differ depending on the operating mode. In mode 1, settings in the port 1 data direction register (P1DDR) can designate pins for address bus output (A_{15} to A_8) or generic input. In modes 2 and 3, port 2 is a generic input/output port.

Port 2 has software-programmable built-in pull-up transistors. Pins in port 2 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.




Figure 7-4 Port 2 Pin Configuration

7.3.2 Register Descriptions

Table 7-3 summarizes the registers of port 2.

Table 7-3 Port 2 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFC1	Port 2 data direction register	P2DDR	W	H'00
H'FFC3	Port 2 data register	P2DR	R/W	H'00
H'FFD8	Port 2 input pull-up control register	P2PCR	R/W	H'00

Note: * Lower 16 bits of the address.

Port 2 Data Direction Register (P2DDR): P2DDR is an 8-bit write-only register that can select input or output for each pin in port 2.

Bit	7	6	5	4	3	2	1	0
	P2 ₇ DDR	P2 ₆ DDR	P2₅DDR	P2 ₄ DDR	P2 ₃ DDR	P2 ₂ DDR	P2₁DDR	P2 ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
	Port 2 data direction 7 to 0							
	These bits select input or output for port 2 pins							

Mode 1: A pin in port 2 becomes an address output pin if the corresponding P2DDR bit is set to 1, and a generic input pin if this bit is cleared to 0.

Modes 2 and 3: Port 2 functions as an input/output port. A pin in port 2 becomes an output pin if the corresponding P2DDR bit is set to 1, and an input pin if this bit is cleared to 0.

P2DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P2DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a P2DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 2 Data Register (P2DR): P2DR is an 8-bit readable/writable register that stores data for pins P2₇ to P2₀.


Bit	7	6	5	4	3	2	1	0
	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Port 2 data 7 to 0
These bits store data for port 2 pins

When a bit in P2DDR is set to 1, if port 2 is read the value of the corresponding P2DR bit is returned directly, regardless of the actual state of the pin. When a bit in P2DDR is cleared to 0, if port 2 is read the corresponding pin level is read.

P2DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

Port 2 Input Pull-Up Control Register (P2PCR): P2PCR is an 8-bit readable/writable register that controls the MOS input pull-up transistors in port 2.



Port 2 input pull-up control 7 to 0
These bits control input pull-up
transistors built into port 2

When a P2DDR bit is cleared to 0 (selecting generic input), if the corresponding bit from P2₇PCR to P2₀PCR is set to 1, the input pull-up transistor is turned on.

P2PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.3.3 Pin Functions in Each Mode

The pin functions of port 2 differ between mode 1 and modes 2 and 3. The pin functions in each mode are described below.

Mode 1: Address output or generic input can be selected for each pin in port 2. A pin becomes an address output pin if the corresponding P2DDR bit is set to 1, and a generic input pin if this bit is cleared to 0. Following a reset, all pins are input pins. To use a pin for address output, its P2DDR bit must be set to 1. Figure 7-5 shows the pin functions in mode 1.




Figure 7-5 Pin Functions in Mode 1 (Port 2)

Modes 2 and 3: Input or output can be selected separately for each pin in port 2. A pin becomes an output pin if the corresponding P2DDR bit is set to 1, and an input pin if this bit is cleared to 0. Figure 7-6 shows the pin functions in modes 2 and 3.




Figure 7-6 Pin Functions in Modes 2 and 3 (Port 2)

7.3.4 Input Pull-Up Transistors

Port 2 has built-in MOS input pull-up transistors that can be controlled by software. These input pull-up transistors can be turned on and off individually.

When a P2PCR bit is set to 1 and the corresponding P2DDR bit is cleared to 0, the input pull-up transistor is turned on.

The input pull-up transistors are turned off by a reset and in hardware standby mode. In software standby mode they retain their previous state.

Table 7-4 summarizes the states of the input pull-up transistors in each mode.

Table 7-4 Input Pull-Up Transistor States (Port 2)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Modes
1 2 3	Off	Off	On/off	On/off

Legend

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P2PCR = 1 and P2DDR = 0. Otherwise, it is off.

7.4 Port 3

7.4.1 Overview

Port 3 is an 8-bit input/output port with the pin configuration shown in figure 7-7. Port 3 is a data bus in mode 1 and a generic input/output port in modes 2 and 3.

Pins in port 3 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.




Figure 7-7 Port 3 Pin Configuration

7.4.2 Register Descriptions

Table 7-5 summarizes the registers of port 3.

Table 7-5 Port 3 Registers

Address*	Name	Abbreviation	R/W	Initial Value			
H'FFC4	Port 3 data direction register	P3DDR	W	H'00			
H'FFC6	Port 3 data register	P3DR	R/W	H'00			
Note: * Lower	Note: * Lower 16 bits of the address.						

Port 3 Data Direction Register (P3DDR): P3DDR is an 8-bit write-only register that can select input or output for each pin in port 3.

Bit	7	6	5	4	3	2	1	0
	P3 ₇ DDR	P3 ₆ DDR	P3 ₅ DDR	P3 ₄ DDR	P3 ₃ DDR	P3 ₂ DDR	P3₁DDR	P3 ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 3 data direction 7 to 0

These bits select input or output for port 3 pins


Mode 1: Port 3 functions as a data bus. P3DDR is ignored.

Modes 2 and 3: Port 3 functions as an input/output port. A pin in port 3 becomes an output pin if the corresponding P3DDR bit is set to 1, and an input pin if this bit is cleared to 0.

P3DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P3DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a P3DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 3 Data Register (P3DR): P3DR is an 8-bit readable/writable register that stores data for pins P3₇ to P3₀.



Port 3 data 7 to 0

These bits store data for port 3 pins

When a bit in P3DDR is set to 1, if port 3 is read the value of the corresponding P3DR bit is returned directly, regardless of the actual state of the pin. When a bit in P3DDR is cleared to 0, if port 3 is read the corresponding pin level is read.

P3DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.4.3 Pin Functions in Each Mode

The pin functions of port 3 differ between modes 1 and modes 2 and 3. The pin functions in each mode are described below.

Mode 1: All pins of port 3 automatically become data input/output pins. Figure 7-8 shows the pin functions in mode 1.




Figure 7-8 Pin Functions in Mode 1 (Port 3)

Modes 2 and 3: Input or output can be selected separately for each pin in port 3. A pin becomes an output pin if the corresponding P3DDR bit is set to 1, and an input pin if this bit is cleared to 0. Figure 7-9 shows the pin functions in modes 2 and 3.




Figure 7-9 Pin Functions in Modes 2 and 3 (Port 3)

7.5 Port 5

7.5.1 Overview

Port 5 is a 4-bit input/output port with the pin configuration shown in figure 7-10. The pin functions differ depending on the operating mode.

In mode 1, settings in the port 5 data direction register (P5DDR) designate pins for address bus output (A_{19} to A_{16}) or generic input. In modes 2 and 3, port 5 is a generic input/output port.

Port 5 has software-programmable built-in pull-up transistors.

Pins in port 5 can drive one TTL load and a 90-pF capacitive load. They can also drive a LED or a darlington transistor pair.




Figure 7-10 Port 5 Pin Configuration

7.5.2 Register Descriptions


Table 7-6 summarizes the registers of port 5.

Table 7-6 Port 5 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFC8	Port 5 data direction register	P5DDR	W	H'F0
H'FFCA	Port 5 data register	P5DR	R/W	H'F0
H'FFDB	Port 5 input pull-up control register	P5PCR	R/W	H'F0

Note: * Lower 16 bits of the address.

Port 5 Data Direction Register (P5DDR): P5DDR is an 8-bit write-only register that can select input or output for each pin in port 5.



Mode 1: A pin in port 5 becomes an address output pin if the corresponding P5DDR bit is set to 1, and a generic input pin if this bit is cleared to 0.


Modes 2 and 3: Port 5 functions as an input/output port. A pin in port 5 becomes an output pin if the corresponding P5DDR bit is set to 1, and an input pin if this bit is cleared to 0.

P5DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P5DDR is initialized to H'F0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a P5DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 5 Data Register (P5DR): P5DR is an 8-bit readable/writable register that stores data for pins P5₃ to P5₀.

When a bit in P5DDR is set to 1, if port 5 is read the value of the corresponding P5DR bit is




returned directly, regardless of the actual state of the pin. When a bit in P5DDR is cleared to 0, if port 5 is read the corresponding pin level is read.

Bits P5₇ to P5₄ are reserved. They can be written and read, but they cannot be used for port input or output.

P5DR is initialized to H'F0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

Port 5 Input Pull-Up Control Register (P5PCR): P5PCR is an 8-bit readable/writable register that controls the MOS input pull-up transistors in port 5.



When a P5DDR bit is cleared to 0 (selecting generic input), if the corresponding bit from P5₃PCR to P5₀PCR is set to 1, the input pull-up transistor is turned on.

P5PCR is initialized to H'F0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.5.3 Pin Functions in Each Mode

The functions of port 5 differ depending on the operating mode. The pin functions in each mode are described below.

Mode 1: Address output or generic input can be selected for each pin in port 5. A pin becomes an address output pin if the corresponding P5DDR bit is set to 1, and a generic input pin if this bit is cleared to 0. Following a reset, all pins are input pins. To use a pin for address output, its P5DDR must be set to 1. Figure 7-11 shows the pin functions in mode 1.




Figure 7-11 Pin Functions in Mode 1 (Port 5)

Modes 2 and 3: Input or output can be selected separately for each pin in port 5. A pin becomes an output pin if the corresponding P5DDR bit is set to 1, and an input pin if this bit is cleared to 0. Figure 7-12 shows the pin functions in modes 2 and 3.




Figure 7-12 Pin Functions in Modes 2 and 3 (Port 5)

7.5.4 Input Pull-Up Transistors

Port 5 has built-in MOS pull-up transistors that can be controlled by software. These input pull-up transistors can be turned on and off individually.

When a P5PCR bit is set to 1 and the corresponding P5DDR bit is cleared to 0, the input pull-up transistor is turned on.

The input pull-up transistors are turned off by a reset and in hardware standby mode. In software standby mode they retain their previous state.

Table 7-7 summarizes the states of the input pull-up transistors in each mode.

Table 7-7 Input Pull-Up Transistor States (Port 5)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Modes
1 2 3	Off	Off	On/off	On/off

Legend

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P5PCR = 1 and P5DDR = 0. Otherwise, it is off.

7.6 Port 6

7.6.1 Overview

Port 6 is a 4-bit input/output port that is also used for input and output of bus control signals (\overline{WR} , \overline{RD} , \overline{AS} , and \overline{WAIT}).

Figure 7-13 shows the pin configuration of port 6. In mode 1, the pin functions are \overline{WR} , \overline{RD} , \overline{AS} , and P6₀/ \overline{WAIT} . In modes 2 and 3, port 6 is a generic input/output port.

Pins in port 6 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.




Figure 7-13 Port 6 Pin Configuration

7.6.2 Register Descriptions


Table 7-8 summarizes the registers of port 6.

Table 7-8 Port 6 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFC9	Port 6 data direction register	P6DDR	W	H'80
H'FFCB	Port 6 data register	P6DR	R/W	H'80

Note: * Lower 16 bits of the address.

Port 6 Data Direction Register (P6DDR): P6DDR is an 8-bit write-only register that can select input or output for each pin in port 6.




Mode 1: Pins P6₅ to P6₃ function as bus control output pins (\overline{WR} , \overline{RD} , \overline{AS}). P6₀ functions as an input/output pin. When P6₀DDR is set to 1, P6₀ is an output pin, and when P6₀DDR is 0, P6₀ is an input pin. The P6₅DDR to P6₃DDR bit settings are ignored.

Modes 2 and 3: Port 6 is a generic input/output port. A pin in port 6 becomes an output pin if the corresponding P6DDR bit is set to 1, and an input pin if this bit is cleared to 0. Bits 7, 6, 2, and 1 are reserved.

P6DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P6DDR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a P6DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 6 Data Register (P6DR): P6DR is an 8-bit readable/writable register that stores data for pins P6₅ to P6₃ and P6₀.



140

When a bit in P6DDR is set to 1, if port 6 is read the value of the corresponding P6DR bit is returned directly. When a bit in P6DDR is cleared to 0, if port 6 is read the corresponding pin level is read. Bits 7, 6, 2, and 1 are reserved. Bit 7 cannot be modified and always reads 1. Bits 6, 2, and 1 can be written and read, but cannot be used as ports. If bit 6, 2, or 1 in P6DDR is read while its value is 1, the value of the corresponding bit in P6DR will be read. If bit 6, 2, or 1 in P6DDR is read while its value is 0, if will always read 1.

P6DR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.6.3 Pin Functions in Each Mode

Mode 1: $P6_5$ to $P6_3$ function as bus control output pins. $P6_0$ is either a bus control input pin or generic input/output pin, functioning as an output pin when bit $P6_0DDR$ is set to 1 and an input pin when this bit is cleared to 0. Figure 7-14 and table 7-9 indicate the pin functions in mode 1.




Figure 7-14 Pin Functions in Mode 1 (Port 6)

Table 7-9 Port 6 Pin Functions in Mode 1

Pin	Pin Functions a	nd Selection N	lethod					
P6 ₅ /WR	Functions as follo	Functions as follows regardless of P6 ₅ DDR						
	P6 ₅ DDR	0 1			1			
	Pin function		WR c	utput				
P6 ₄ /RD	Functions as follo	ows regardless of P6 ₄ DDR						
	P6 ₄ DDR		0		1			
	Pin function		RD o	utput				
P6 ₃ /ĀS	Functions as follows regardless of P6 ₃ DDR							
	P6 ₃ DDR	0			1			
	Pin function	Pin function AS output						
DC AVAIT	Bits WCE7 to WCE0 in WCER, bit WMS1 in WCR, and bit P60DDR select the pin function as follows							
P6 ₀ /WAII			on wind in we	K, and I	oit P6 ₀ DDR select the			
P6 ₀ /WAIT			All 1s	JK, and I	Not all 1s			
P6 ₀ /WAIT	pin function as fo	llows		JR, and I				
PO _O /WAIT	pin function as fo	llows	All 1s					

Modes 2 and 3: Input or output can be selected separately for each pin in port 6. A pin becomes an output pin if the corresponding P6DDR bit is set to 1, and an input pin if this bit is cleared to 0. Figure 7-15 shows the pin functions in modes 2 and 3.




Figure 7-15 Pin Functions in Modes 2 and 3 (Port 6)

7.7 Port 7

7.7.1 Overview

Port 7 is an 8-bit input port that is also used for analog input to the A/D converter. The pin functions are the same in all operating modes. Figure 7-16 shows the pin configuration of port 7.




Figure 7-16 Port 7 Pin Configuration

7.7.2 Register Description

Table 7-10 summarizes the port 7 register. Port 7 is an input-only port, so it has no data direction register.

Table 7-10 Port 7 Data Register

Address*	Name	Abbreviation	R/W	Initial Value
H'FFCE	Port 7 data register	P7DR	R	Undetermined

Note: * Lower 16 bits of the address.

Port 7 Data Register (P7DR)

Bit	7	6	5	4	3	2	1	0
	P7 ₇	P7 ₆	P7 ₅	P7 ₄	P7 ₃	P7 ₂	P7 ₁	P7 ₀
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by pins P7₇ to P7₀.

When port 7 is read, the pin levels are always read.

7.8 Port 8

7.8.1 Overview

Port 8 is a 4-bit input/output port that is also used for $\overline{IRQ_0}$ to $\overline{IRQ_0}$ input. Figure 7-17 shows the pin configuration of port 8.

Pin P8 $_0$ functions as input/output pin or as an $\overline{IRQ_0}$ input pin. Pins P8 $_3$ to P8 $_1$ function as either input pins or $\overline{IRQ_3}$ to $\overline{IRQ_1}$ input pins in mode 1, and as input/output pins or $\overline{IRQ_3}$ to $\overline{IRQ_1}$ input pins in modes 2 and 3.

Pins in port 8 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair. Pins P8₂ to P8₀ have Schmitt-trigger inputs.




Figure 7-17 Port 8 Pin Configuration

7.8.2 Register Descriptions


Table 7-11 summarizes the registers of port 8.

Table 7-11 Port 8 Registers

Address*	Name	Abbreviation	R/W	Initial Value	
H'FFCD	Port 8 data direction register	P8DDR	W	H'E0	
H'FFCF	Port 8 data register	P8DR	R/W	H'E0	

Note: * Lower 16 bits of the address.

Port 8 Data Direction Register (P8DDR): P8DDR is an 8-bit write-only register that can select input or output for each pin in port 8.



Mode 1

Pins $P8_3$ to $P8_1$ function as input pins. Do not set $P8_3DDR$ to $P8_1DDR$ to 1. Pin $P8_0$ functions as an output pin when $P8_0DDR$ is set to 1, and as input pin when $P8_0DDR$ is cleared to 0.


Modes 2 and 3

Port 8 is a generic input/output port. A pin port 8 becomes an output pin if the corresponding P8DDR bit is set to 1, and an input pin if this bit is cleared to 0.

Bits 7 to 4 are reserved bits. P8DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P8DDR is initialized to H'E0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a P8DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 8 Data Register (P8DR): P8DR is an 8-bit readable/writable register that stores data for pins P8₃ to P8₀.



When a bit in P8DDR is set to 1, if port 8 is read the value of the corresponding P8DR bit is returned directly. When a bit in P8DDR is cleared to 0, if port 8 is read the corresponding pin level is read.

Bits 7 to 4 are reserved. Bits 7 to 5 cannot be modified and always read 1. Bit 4 can be written and read, but it cannot be used for port input or output. If bit 4 of P8DDR is read while its value is 1, bit 4 of P8DDR is read directly. If bit 4 of P8DDR is read while its value is 0, it always reads 1.

P8DR is initialized to H'E0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.8.3 Pin Functions

The port 8 pins are also used for $\overline{IRQ_3}$ to $\overline{IRQ_0}$. Table 7-12 describes the selection of pin functions.

Table 7-12 Port 8 Pin Functions

Pin	Pin Functions an	d Selection Metho	od					
P8 ₃ /IRQ ₃	Bit P8 ₃ DDR select	Bit P8 ₃ DDR selects the pin function as follows						
	P8 ₃ DDR	0	1					
			Mode 1	Modes 2 and 3				
	Pin function	P8 ₃ input	Illegal setting	P8 ₃ output				
			$\overline{IRQ_3}$ input					
P8 ₂ /IRQ ₂	Bit P8 ₂ DDR select	s the pin function a	as follows					
	P8 ₂ DDR	0		1				
			Mode 1	Modes 2 and 3				
	Pin function	P8 ₂ input	Illegal setting	P8 ₂ output				
			IRQ ₂ input					
P8 ₁ /IRQ ₁	Bit P8 ₁ DDR select	s the pin function a	as follows					
	P8 ₁ DDR	0		1				
			Mode 1	Modes 2 and 3				
	Pin function	P8 ₁ input	Illegal setting	P8 ₁ output				
		ĪRQ₁ input						
P8 ₀ /IRQ ₀	Bit P8 ₀ DDR select	s the pin function a	as follows					
	P8 ₀ DDR	0		1				
	Pin function	P8 ₀ inpu	t	P8 ₀ output				
			ĪRQ ₀ input					

7.9 Port 9

7.9.1 Overview

Port 9 is a 3-bit input/output port that is also used for input and output (TxD, RxD, SCK) by serial communication interface (SCI), and for \overline{IRQ}_4 input. Port 9 has the same set of pin functions in all operating modes. Figure 7-18 shows the pin configuration of port 9.

Pins in port 9 can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair.




Figure 7-18 Port 9 Pin Configuration

7.9.2 Register Descriptions


Table 7-13 summarizes the registers of port 9.

Table 7-13 Port 9 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFD0	Port 9 data direction register	P9DDR	W	H'C0
H'FFD2	Port 9 data register	P9DR	R/W	H'C0

Note: * Lower 16 bits of the address.

Port 9 Data Direction Register (P9DDR): P9DDR is an 8-bit write-only register that can select input or output for each pin in port 9.




A pin in port 9 becomes an output pin if the corresponding P9DDR bit is set to 1, and an input pin if this bit is cleared to 0.

P9DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P9DDR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a P9DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 9 Data Register (P9DR): P9DR is an 8-bit readable/writable register that stores data for pins P9₄, P9₂, and P9₀.



When a bit in P9DDR is set to 1, if port 9 is read the value of the corresponding P9DR bit is returned directly. When a bit in P9DDR is cleared to 0, if port 9 is read the corresponding pin level is read.

Bits 7 to 5, 3 and 1 are reserved. Bits 7 and 6 cannot be modified and always read 1. Bits 5, 3, and 1 can be written and read, but they cannot be used for port input or output. If bit 5, 3, or 1 in P9DDR is read while its value is 1, the corresponding bit in P9DR is read directly. If bit 5, 3, or 1 in P9DDR is read while its value is 0, it always reads 1.

P9DR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.9.3 Pin Functions

The port 9 pins are also used for SCI input and output (TxD, RxD, SCK), and for $\overline{IRQ_4}$ input. Table 7-14 describes the selection of pin functions.

Table 7-14 Port 9 Pin Functions

Pin Functions a	nd Sele	ction M	ethod					
Bit ${\rm C/\overline{A}}$ in SMR of SCI, bits CKE0 and CKE1 in SCR of SCI, and bit P9 ₄ DDR select the pin function as follows								
CKE1			0		1			
C/A		C)	1	_			
CKE0	(0	1	_	_			
P9 ₄ DDR	0	1	_	_	_			
Pin function	P9 ₄ P9 ₄ input output		SCK output	SCK output	SCK input			
	ĪRQ₄ input							
Bit RE in SCR of SCI and bit P9 ₂ DDR select the pin function as follows								
RE		C)	•	I			
P9 ₂ DDR	(0	1	_	_			
Pin function	P9 ₂	input	P9 ₂ output	RxD	input			
Bit TE in SCR of	Bit TE in SCR of SCI and bit P9 ₀ DDR select the pin function as follows							
TE		C)	1				
	0			_				
P9 ₀ DDR	(0	1	_	_			
	Bit C/A in SMR of select the pin function CKE1 C/A CKE0 P9 ₄ DDR Pin function Bit RE in SCR of RE P9 ₂ DDR Pin function Bit TE in SCR of	Bit C/Ā in SMR of SCI, bit select the pin function as CKE1 C/Ā CKE0 P94DDR O Pin function P94 input Bit RE in SCR of SCI and RE P92DDR Pin function P92 Bit TE in SCR of SCI and	Bit C/Ā in SMR of SCI, bits CKEC select the pin function as follows CKE1 C/Ā CKE0 P94DDR 0 Pin function P94 input Pin function Bit RE in SCR of SCI and bit P92 RE P92DDR 0 Pin function P92 input Bit TE in SCR of SCI and bit P90	select the pin function as follows	Bit C/ \overline{A} in SMR of SCI, bits CKE0 and CKE1 in SCR of SCI, an select the pin function as follows $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			

7.10 Port A

7.10.1 Overview

Port A is an 8-bit input/output port that is also used for output $(TP_7 \text{ to } TP_0)$ from the programmable timing pattern controller (TPC) and input and output $(TIOCB_2, TIOCA_2, TIOCB_1, TIOCA_1, TIOCB_0, TIOCA_0, TCLKD, TCLKC, TCLKB, TCLKA)$ by the 16-bit integrated timer unit (ITU), Figure 7-19 shows the pin configuration of port A.

Pins in port A can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair. Port A has Schmitt-trigger inputs.




Figure 7-19 Port A Pin Configuration

7.10.2 Register Descriptions

Table 7-15 summarizes the registers of port A.

Table 7-15 Port A Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFD1	Port A data direction register	PADDR	W	H'00
H'FFD3	Port A data register	PADR	R/W	H'00

Note: * Lower 16 bits of the address.

Port A Data Direction Register (PADDR): PADDR is an 8-bit write-only register that can select input or output for each pin in port A.

	7	6	5	4	3	2	1	0
Bit	PA ₇ DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA ₃ DDR	PA ₂ DDR	PA₁DDR	PA ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port A data direction 7 to 0
These bits select input or output for port A pins

A pin in port A becomes an output pin if the corresponding PADDR bit is set to 1, and an input pin if this bit is cleared to 0.

PADDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PADDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a PADDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port A Data Register (PADR): PADR is an 8-bit readable/writable register that stores data for pins PA₇ to PA₀.

Bit	7	6	5	4	3	2	1	0
	PA ₇	PA ₆	PA ₅	PA ₄	PA ₃	PA ₂	PA ₁	PA ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Port A data 7 to 0
These bits store data for port A pins

When a bit in PADDR is set to 1, if port A is read the value of the corresponding PADR bit is returned directly. When a bit in PADDR is cleared to 0, if port A is read the corresponding pin level is read.

PADR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

When port A pins are used for TPC output, PADR stores output data for TPC output groups 0 and 1. If a bit in the next data enable register (NDERA) is set to 1, the corresponding PADR bit cannot be written. In this case, PADR can be updated only when data is transferred from NDRA.

7.10.3 Pin Functions

The port A pins are also used for TPC output (TP_7 to TP_0), ITU input/output ($TIOCB_2$ to $TIOCB_0$, $TIOCA_2$ to $TIOCA_0$), and input (TCLKD, TCLKC, TCLKB, TCLKA). Table 7-16 describes the selection of pin functions.

Table 7-16 Port A Pin Functions

Pin Pin Functions and Selection Method

PA₇/TP₇/ TIOCB₂ ITU channel 2 settings (bit PWM2 in TMDR and bits IOB2 to IOB0 in TIOR2), bit NDER7 in NDERA, and bit PA_7DDR in PADDR select the pin function as follows

ITU channel 2 settings	1 in table below	2 iı	n table bel	ow
PA ₇ DDR	_	0	1	1
NDER7	_	_	0	1
Pin function	TIOCB ₂ output	PA ₇ input	PA ₇ output	TP ₇ output
		TI	OCB ₂ inpu	ıt*

Note: * $TIOCB_2$ input when IOB2 = 1 and PWM2 = 0.

ITU channel 2 settings	2	:	1	2
IOB2	0			1
IOB1	0	0	1	_
IOB0	0	1	_	_

Table 7-16 Port A Pin Functions (cont)

Pin Pin Functions and Selection Method

PA₆/TP₆/ ITU channel 2 settings (bit PWM2 in TMDR and bits IOA2 to IOA0 in TIOR2), bit NDER6 IN NDERA, and bit PA₆DDR in PADDR select the pin function as follows

ITU channel 2 settings	1 in table below	2	in table belo	W
PA ₆ DDR	<u> </u>	0	1	1
NDER6	_	_	0	1
Pin function	TIOCA ₂ output	PA ₆ input	PA ₆ output	TP ₆ output
		TIOCA ₂ input*		

Note: * $TIOCA_2$ input when IOA2 = 1.

ITU channel 2 settings	2 1			2	1
PWM2	0				1
IOA2	0			1	_
IOA1	0	0	1	_	_
IOA0	0	1	_	_	_

PA₅/TP₅/ ITU channel 1 settings (bit PWM1 in TMDR and bits IOB2 to IOB0 in TIOR1), bit NDER5 TIOCB₁ in NDERA, and bit PA₅DDR in PADDR select the pin function as follows

ITU channel 1 settings	1 in table below	2	in table belo	W
PA ₅ DDR	<u> </u>	0	1	1
NDER5	_	_	0	1
Pin function	TIOCB ₁ output	PA ₅ input	PA ₅ output	TP ₅ output
		TIOCB ₁ input*		

Note: * $TIOCB_1$ input when IOB2 = 1 and PWM1 = 0.

ITU channel 1 settings	2	1	L	2
IOB2	()		1
IOB1	0	0	1	_
IOB0	0	1	_	_

Table 7-16 Port A Pin Functions (cont)

Pin Pin Functions and Selection Method

PA₄/TP₄/ ITU channel 1 settings (bit PWM1 in TMDR and bits IOA2 to IOA0 in TIOR1), bit NDER4 TIOCA₁ in NDERA, and bit PA₄DDR in PADDR select the pin function as follows

ITU channel 1 settings	1 in table below	2	in table belov	W
PA ₄ DDR		0	1	1
NDER4	_	_	0	1
Pin function	TIOCA ₁ output	PA ₄ input	PA ₄ output	TP ₄ output
		TIOCA ₁ input*		

Note: * TIOCA1 input when IOA2 = 1.

ITU channel 1 settings	2 1			2	1
PWM1	0				1
IOA2	0			1	_
IOA1	0	0	1	_	_
IOA0	0	1	_	_	_

PA₃/TP₃/ TIOCB₀/ TCLKD ITU channel 0 settings (bit PWM0 in TMDR and bits IOB2 to IOB0 in TIOR0), bits TPSC2 to TPSC0 in TCR4 to TCR0, bit NDER3 in NDERA, and bit PA $_3$ DDR in PADDR select the pin function as follows

ITU channel 0 settings	1 in table below	2	in table belo	ow .	
PA ₃ DDR	_	0	1	1	
NDER3		_	0	1	
Pin function	TIOCB ₀ output	PA ₃ input	PA ₃ output	TP ₃ output	
		Т	TOCB ₀ input	*1	
	TCLKD input*2				

Notes: 1. $TIOCB_0$ input when IOB2 = 1 and PWM0 = 0.

2. TCLKD input when TPSC2 = TPSC1 = TPSC0 = 1 in any of TCR4 to TCR0.

ITU channel 0 settings	2	1	1	2
IOB2	()		1
IOB1	0	0	1	_
IOB0	0	1	_	_

Table 7-16 Port A Pin Functions (cont)

Pin **Pin Functions and Selection Method**

PA₂/TP₂/ TIOCA₀/ TCLKC

ITU channel 0 settings (bit PWM0 in TMDR and bits IOA2 to IOA0 in TIOR0), bits TPSC2 to TPSC0 in TCR4 to TCR0, bit NDER2 in NDERA, and bit PA2DDR in PADDR select the pin function as follows

ITU channel 0 settings	1 in table below	2	in table belo	ow	
PA ₂ DDR	_	0	1	1	
NDER2	-	_	0	1	
Pin function	TIOCA ₀ output	PA ₂ input	PA ₂ output	TP ₂ output	
		TIOCA ₀ input*1			
	TCLKC input*2				

Notes: 1. TIOCA₀ input when IOA2 = 1. 2. TCLKC input when TPSC2 = TPSC1 = 1 and TPSC0 = 0 in any of TCR4 to

ITU channel 0 settings	2	-	1	2	1
PWM0		0			1
IOA2		0			_
IOA1	0	0	1	_	_
IOA0	0	1	_	_	_

Table 7-16 Port A Pin Functions (cont)

Pin Pin Functions and Selection Method

PA₁/TP₁/ TCLKB

Bit NDER1 in NDERA and bit PA_1DDR in PADDR select the pin function as follows

PA ₁ DDR	0	1	1		
NDER1	_	0	1		
Pin function	PA ₁ input	PA ₁ output	TP ₁ output		
	TCLKB input*				

Note: *TCLKB input when MDF = 1 in TMDR, or when TPSC2 = 1, TPSC1 = 0, and TPSC0 = 1 in any of TCR4 to TCR0.

PA₀/TP₀/ TCLKA

Bit NDER0 in NDERA and bit PA_0DDR in PADDR select the pin function as follows

PA ₀ DDR	0	1	1	
NDER0	_	0	1	
Pin function	PA ₀ input	PA ₀ output TP ₀ output		
		TCLKA input*		

Note: * TCLKA input when MDF = 1 in TMDR, or when TPSC2 = 1 and TPSC1 = 0 in any of TCR4 to TCR0.

7.11 Port B

7.11.1 Overview

Port B is an 8-bit input/output port that is also used for TPC output (TP_{15} to TP_8), ITU input/output ($TIOCB_4$, $TIOCB_3$, $TIOCA_4$, $TIOCA_3$) and ITU output ($TOCXB_4$, $TOCXA_4$), and \overline{ADTRG} input to the A/D converter. Port B has the same set of pin functions in all operating modes. Figure 7-20 shows the pin configuration of port B.

Pins in port B can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair. Pins PB₃ to PB₀ have Schmitt-trigger inputs.




Figure 7-20 Port B Pin Configuration

7.11.2 Register Descriptions

Table 7-17 summarizes the registers of port B.

Table 7-17 Port B Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFD4	Port B data direction register	PBDDR	W	H'00
H'FFD6	Port B data register	PBDR	R/W	H'00

Note: * Lower 16 bits of the address.

Port B Data Direction Register (PBDDR): PBDDR is an 8-bit write-only register that can select input or output for each pin in port B.

Bit	7	6	5	4	3	2	1	0
	PB ₇ DDR	PB ₆ DDR	PB ₅ DDR	PB ₄ DDR	PB ₃ DDR	PB ₂ DDR	PB₁DDR	PB ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port B data direction 7 to 0

These bits select input or output for port B pins

A pin in port B becomes an output pin if the corresponding PBDDR bit is set to 1, and an input pin if this bit is cleared to 0.

PBDDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PBDDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. If a PBDDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port B Data Register (PBDR): PBDR is an 8-bit readable/writable register that stores data for pins PB7 to PB0.

Bit	7	6	5	4	3	2	1	0
	PB ₇	PB ₆	PB ₅	PB ₄	PB_3	PB ₂	PB ₁	PB ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port B data 7 to 0
These bits store data for port B pins

When a bit in PBDDR is set to 1, if port B is read the value of the corresponding PBDR bit is returned directly. When a bit in PBDDR is cleared to 0, if port B is read the corresponding pin level is read.

PBDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

When port B pins are used for TPC output, PBDR stores output data for TPC output groups 2 and 3. If a bit in the next data enable register (NDERB) is set to 1, the corresponding PBDR bit cannot be written. In this case, PBDR can be updated only when data is transferred from NDRB.

7.11.3 Pin Functions

The port B pins are also used for TPC output (TP_{15} to TP_8), ITU input/output ($TIOCB_4$, $TIOCB_3$, $TIOCA_4$, $TIOCA_3$) and output ($TOCXB_4$, $TOCXA_4$), and \overline{ADTRG} input. Table 7-18 describes the selection of pin functions.

Table 7-18 Port B Pin Functions

Pin function

PB₄ input

Pin **Pin Functions and Selection Method** PB₇/ Bit TRGE in ADCR, bit NDER15 in NDERB and bit PB7DDR in PBDDR select the TP₁₅/ ADTRG pin function as follows PB₇DDR 0 1 1 NDER15 0 1 TP₁₅ output Pin function PB₇ input PB₇ output ADTRG input* Notes: $*\overline{ADTRG}$ input when TRGE = 1. PB₆/ Bit NDER14 in NDERB and bit PB6DDR in PBDDR select the pin function as follows TP₁₄/ PB₆DDR 1 NDER14 0 1 PB₆ input PB₆ output Pin function TP₁₄ output PB₅/ ITU channel 4 settings (bit CMD1 in TFCR and bit EXB4 in TOER), bit NDER13 in TP₁₃/ TOCXB₄ NDERB, and bit PB5DDR in PBDDR select the pin function as follows EXB4, CMD1 Not both 1 Both 1 PB₅DDR 0 1 1 0 NDER13 1 PB₅ input PB₅ output TP₁₃ output TOCXB₄ output Pin function ITU channel 4 settings (bit CMD1 in TFCR and bit EXA4 in TOER), bit NDER12 in PB₄/ $\begin{array}{c} TP_{12}/\\ TOCXA_4 \end{array}$ NDERB, and bit PB₄DDR in PBDDR select the pin function as follows EXA4, CMD1 Not both 1 Both 1 PB₄DDR 0 1 1 NDER12 0

PB₄ output TP₁₂ output

TOCXA₄ output

Table 7-18 Port B Pin Functions (cont)

Pin Pin Functions and Selection Method

PB₃/ TP₁₁/ TIOCB₄ ITU channel 4 settings (bit PWM4 in TMDR, bit CMD1 in TFCR, bit EB4 in TOER, and bits IOB2 to IOB0 in TIOR4), bit NDER11 in NDERB, and bit PB $_3$ DDR in PBDDR select the pin function as follows

ITU channel 4 settings	1 in table below	2	in table belo	ow
PB ₃ DDR	_	0	1	1
NDER11	_	_	0	1
Pin function	TIOCB ₄ output	PB ₃ input	PB ₃ output	TP ₁₁ output
		TIOCB ₄ input*		

Note: * TIOCB₄ input when CMD1 = PWM4 = 0 and IOB2 = 1.

ITU channel 4 settings	2	2		1	2	1
EB4	0			1		
CMD1	_		0			
IOB2	_	0	0	0	1	_
IOB1	_	0	0	1	_	_
IOB0	_	0	1	_	1	_

Table 7-18 Port B Pin Functions (cont)

Pin Pin Functions and Selection Method

 $\begin{array}{c} \mathsf{PB}_2 \mathsf{/} \\ \mathsf{TP}_{10} \mathsf{/} \\ \mathsf{TIOCA}_4 \end{array}$

ITU channel 4 settings (bit CMD1 in TFCR, bit EA4 in TOER, bit PWM4 in TMDR, and bits IOA2 to IOA0 in TIOR4), bit NDER10 in NDERB, and bit PB $_2$ DDR in PBDDR select the pin function as follows

ITU channel 4 settings	1 in table below	2	in table belo	ow
PB ₂ DDR	-	0	1	1
NDER10	_	_	0	1
Pin function	TIOCA ₄ output	PB ₂ input	PB ₂ output	TP ₁₀ output
		TIOCA ₄ input*		

Note: * $TIOCA_4$ input when CMD1 = PWM4 = 0 and IOA2 = 1.

DMAC channel 4 settings	2	2	2 1 2			1	
EA4	0	1					
CMD1	_	0					1
PWM4	_	0				1	_
IOA2	_	0	0	0	1	_	_
IOA1	_	0	0	1	_	_	_
IOA0	_	0	1	_	_	_	_

Table 7-18 Port B Pin Functions (cont)

Pin Pin Functions and Selection Method

PB₁/TP₉/ TIOCB₃

ITU channel 3 settings (bit PWM3 in TMDR, bit CMD1 in TFCR, bit EB3 in TOER, and bits IOB2 to IOB0 in TIOR3), bit NDER9 in NDERB, and bit PB $_1$ DDR in PBDDR select the pin function as follows

ITU channel 3 settings	1 in table below	2	in table belo	ow
PB ₁ DDR	_	0	1	1
NDER9	_	_	0	1
Pin function	TIOCB ₃ output	PB ₁ input	PB ₁ output	TP ₉ output
		TIOCB ₃ input*		*

Note: * $TIOCB_3$ input when CMD1 = PWM3 = 0 and IOB2 = 1.

ITU channel 3 settings	2	2		1	2	1
EB3	0			1		
CMD1	_			0		1
IOB2	_	0	0	0	1	_
IOB1	_	0	0	1	_	_
IOB0	_	0	1	_	_	_

Table 7-18 Port B Pin Functions (cont)

Pin Pin Functions and Selection Method

PB₀/TP₈/ TIOCA₃

ITU channel 3 settings (bit CMD1 in TFCR, bit EA3 in TOER, bit PWM3 in TMDR, and bits IOA2 to IOA0 in TIOR3), bit NDER8 in NDERB, and bit PB $_0$ DDR in PBDDR select the pin function as follows

ITU channel 3 settings	1 in table below	2	in table belo	ow
PB ₀ DDR	-	0	1	1
NDER8	_	_	0	1
Pin function	TIOCA ₃ output	PB ₀ input	PB ₀ output	TP ₈ output
		TIOCA ₃ input*		*

Note: * TIOCA3 input when CMD1 = PWM3 = 0 and IOA2 = 1.

ITU channel 3 settings	2	2	1	_	2		1
EA3	0				1		
CMD1	_			0			1
PWM3	_		()		1	_
IOA2	_	0	0	0	1	_	_
IOA1	_	0	0	1	_	_	_
IOA0	_	0	1	_	_	_	_

Section 8 16-Bit Integrated Timer Unit (ITU)

8.1 Overview

The H8/3032 Series has a built-in 16-bit integrated timer-pulse unit (ITU) with five 16-bit timer channels.

8.1.1 Features

ITU features are listed below.

- Capability to process up to 12 pulse outputs or 10 pulse inputs
- Ten general registers (GRs, two per channel) with independently-assignable output compare or input capture functions
- Selection of eight counter clock sources for each channel:

Internal clocks: ø, ø/2, ø/4, ø/8

External clocks: TCLKA, TCLKB, TCLKC, TCLKD

- Five operating modes selectable in all channels:
 - Waveform output by compare match

Selection of 0 output, 1 output, or toggle output (only 0 or 1 output in channel 2)

— Input capture function

Rising edge, falling edge, or both edges (selectable)

- Counter clearing function

Counters can be cleared by compare match or input capture

- Synchronization

Two or more timer counters (TCNTs) can be preset simultaneously, or cleared simultaneously by compare match or input capture. Counter synchronization enables synchronous register input and output.

- PWM mode

PWM output can be provided with an arbitrary duty cycle. With synchronization, up to five-phase PWM output is possible

• Phase counting mode selectable in channel 2

Two-phase encoder output can be counted automatically.

- Three additional modes selectable in channels 3 and 4
 - Reset-synchronized PWM mode

If channels 3 and 4 are combined, three-phase PWM output is possible with three pairs of complementary waveforms.

— Complementary PWM mode

If channels 3 and 4 are combined, three-phase PWM output is possible with three pairs of non-overlapping complementary waveforms.

- Buffering

Input capture registers can be double-buffered. Output compare registers can be updated automatically.

• High-speed access via internal 16-bit bus

The 16-bit timer counters, general registers, and buffer registers can be accessed at high speed via a 16-bit bus.

Fifteen interrupt sources

Each channel has two compare match/input capture interrupts and an overflow interrupt. All interrupts can be requested independently.

• Output triggering of programmable pattern controller (TPC)

Compare match/input capture signals from channels 0 to 3 can be used as TPC output triggers.

Table 8-1 summarizes the ITU functions.

Table 8-1 ITU Functions

Item		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4
Clock sources		Internal clocks: External clocks:		, TCLKC, TCLKD	, selectable inde	pendently
General register (output compart capture register	e/input	GRA0, GRB0	GRA1, GRB1	GRA2, GRB2	GRA3, GRB3	GRA4, GRB4
Buffer registers		_	_	_	BRA3, BRB3	BRA4, BRB4
Input/output pir	ıs	TIOCA ₀ , TIOCB ₀	TIOCA ₁ , TIOCB ₁	TIOCA ₂ , TIOCB ₂	TIOCA ₃ , TIOCB ₃	TIOCA ₄ , TIOCB ₄
Output pins		_	_	_	_	TOCXA ₄ , TOCXB ₄
Counter clearing	g function	GRA0/GRB0 compare match or input capture	GRA1/GRB1 compare match or input capture	GRA2/GRB2 compare match or input capture	GRA3/GRB3 compare match or input capture	GRA4/GRB4 compare match or input capture
Compare	0	00	00	0		
match output	1	00	00	0		
	Toggle	00	_	00		
Input capture fu	ınction	00	00	0		
Synchronization	n	00	00	0		
PWM mode		00	00	0		
Reset-synchror PWM mode	nized	_	_	_	00	
Complementary	y PWM	_	_	_	00	
Phase counting	mode	_	_	o 	_	
Buffering		_	_	_	00	
Interrupt source	es	Three sources				
		 Compare match/input capture A0 	 Compare match/input capture A1 	 Compare match/input capture A2 	 Compare match/input capture A3 	 Compare match/input capture A4
		 Compare match/input capture B0 	 Compare match/input capture B1 	 Compare match/input capture B2 	 Compare match/input capture B3 	 Compare match/input capture B4
		 Overflow 				

Legend
o: Available
—: Not available

8.1.2 Block Diagrams

ITU Block Diagram (overall): Figure 8-1 is a block diagram of the ITU.




Figure 8-1 ITU Block Diagram (Overall)

Block Diagram of Channels 0 and 1: ITU channels 0 and 1 are functionally identical. Both have the structure shown in figure 8-2.




Figure 8-2 Block Diagram of Channels 0 and 1 (for Channel 0)

Block Diagram of Channel 2: Figure 8-3 is a block diagram of channel 2. This is the channel that provides only 0 output and 1 output.




Figure 8-3 Block Diagram of Channel 2

Block Diagrams of Channels 3 and 4: Figure 8-4 is a block diagram of channel 3. Figure 8-5 is a block diagram of channel 4.




Figure 8-4 Block Diagram of Channel 3




Figure 8-5 Block Diagram of Channel 4

8.1.3 Input/Output Pins

Table 8-2 summarizes the ITU pins.

Table 8-2 ITU Pins

Channel	Name	Abbre- viation	Input/ Output	Function
Common	Clock input A	TCLKA	Input	External clock A input pin (phase-A input pin in phase counting mode)
	Clock input B	TCLKB	Input	External clock B input pin (phase-B input pin in phase counting mode)
	Clock input C	TCLKC	Input	External clock C input pin
	Clock input D	TCLKD	Input	External clock D input pin
0	Input capture/output compare A0	TIOCA ₀	Input/ output	GRA0 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B0	TIOCB ₀	Input/ output	GRB0 output compare or input capture pin
1	Input capture/output compare A1	TIOCA ₁	Input/ output	GRA1 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B1	TIOCB ₁	Input/ output	GRB1 output compare or input capture pin
2	Input capture/output compare A2	TIOCA ₂	Input/ output	GRA2 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B2	TIOCB ₂	Input/ output	GRB2 output compare or input capture pin
3	Input capture/output compare A3	TIOCA ₃	Input/ output	GRA3 output compare or input capture pin PWM output pin in PWM mode, comple- mentary PWM mode, or reset-synchronized PWM mode
	Input capture/output compare B3	TIOCB ₃	Input/ output	GRB3 output compare or input capture pin PWM output pin in complementary PWM mode or reset-synchronized PWM mode
4	Input capture/output compare A4	TIOCA ₄	Input/ output	GRA4 output compare or input capture pin PWM output pin in PWM mode, complementary PWM mode, or reset-synchronized PWM mode
	Input capture/output compare B4	TIOCB ₄	Input/ output	GRB4 output compare or input capture pin PWM output pin in complementary PWM mode or reset-synchronized PWM mode
	Output compare XA4	TOCXA ₄	Output	PWM output pin in complementary PWM mode or reset-synchronized PWM mode
	Output compare XB4	TOCXB ₄	Output	PWM output pin in complementary PWM mode or reset-synchronized PWM mode

8.1.4 Register Configuration

Table 8-3 summarizes the ITU registers.

Table 8-3 ITU Registers

Common H'FF60 Timer start register TSTR R/W H'FF61 Timer synchro register TSNC R/W H'FF62 Timer mode register TMDR R/W H'FF63 Timer function control register TFCR R/W H'FF90 Timer output master enable register TOER R/W H'FF91 Timer output control register TOCR R/W 0 H'FF64 Timer control register 0 TCR0 R/W H'FF65 Timer I/O control register 0 TIOR0 R/W H'FF66 Timer interrupt enable register 0 TIER0 R/W H'FF67 Timer status register 0 TSR0 R/(W)*2	Initial Value
H'FF62 Timer mode register TMDR R/W H'FF63 Timer function control register TFCR R/W H'FF90 Timer output master enable register TOER R/W H'FF91 Timer output control register TOCR R/W 0 H'FF64 Timer control register 0 TCR0 R/W H'FF65 Timer I/O control register 0 TIOR0 R/W H'FF66 Timer interrupt enable register 0 TIER0 R/W	H'E0
H'FF63 Timer function control register TFCR R/W H'FF90 Timer output master enable register TOER R/W H'FF91 Timer output control register TOCR R/W 0 H'FF64 Timer control register 0 TCR0 R/W H'FF65 Timer I/O control register 0 TIOR0 R/W H'FF66 Timer interrupt enable register 0 TIER0 R/W	H'E0
H'FF90 Timer output master enable register TOER R/W H'FF91 Timer output control register TOCR R/W 0 H'FF64 Timer control register 0 TCR0 R/W H'FF65 Timer I/O control register 0 TIOR0 R/W H'FF66 Timer interrupt enable register 0 TIER0 R/W	H'80
H'FF91 Timer output control register TOCR R/W H'FF64 Timer control register 0 TCR0 R/W H'FF65 Timer I/O control register 0 TIOR0 R/W H'FF66 Timer interrupt enable register 0 TIER0 R/W	H'C0
0 H'FF64 Timer control register 0 TCR0 R/W H'FF65 Timer I/O control register 0 TIOR0 R/W H'FF66 Timer interrupt enable register 0 TIER0 R/W	H'FF
H'FF65 Timer I/O control register 0 TIOR0 R/W H'FF66 Timer interrupt enable register 0 TIER0 R/W	H'FF
H'FF66 Timer interrupt enable register 0 TIER0 R/W	H'80
	H'88
H'FF67 Timer status register 0 TSR0 R/(W)*2	H'F8
	H'F8
H'FF68 Timer counter 0 (high) TCNT0H R/W	H'00
H'FF69 Timer counter 0 (low) TCNT0L R/W	H'00
H'FF6A General register A0 (high) GRA0H R/W	H'FF
H'FF6B General register A0 (low) GRA0L R/W	H'FF
H'FF6C General register B0 (high) GRB0H R/W	H'FF
H'FF6D General register B0 (low) GRB0L R/W	H'FF
1 H'FF6E Timer control register 1 TCR1 R/W	H'80
H'FF6F Timer I/O control register 1 TIOR1 R/W	H'88
H'FF70 Timer interrupt enable register 1 TIER1 R/W	H'F8
H'FF71 Timer status register 1 TSR1 R/(W)*2	H'F8
H'FF72 Timer counter 1 (high) TCNT1H R/W	H'00
H'FF73 Timer counter 1 (low) TCNT1L R/W	H'00
H'FF74 General register A1 (high) GRA1H R/W	H'FF
H'FF75 General register A1 (low) GRA1L R/W	H'FF
H'FF76 General register B1 (high) GRB1H R/W	H'FF
H'FF77 General register B1 (low) GRB1L R/W	H'FF

Notes: 1. The lower 16 bits of the address are indicated.

^{2.} Only 0 can be written, to clear flags.

Table 8-3 ITU Registers (cont)

Channel	Address*1	Name	Abbre- viation	R/W	Initial Value
2	H'FF78	Timer control register 2	TCR2	R/W	H'80
	H'FF79	Timer I/O control register 2	TIOR2	R/W	H'88
	H'FF7A	Timer interrupt enable register 2	TIER2	R/W	H'F8
	H'FF7B	Timer status register 2	TSR2	R/(W)*2	H'F8
	H'FF7C	Timer counter 2 (high)	TCNT2H	R/W	H'00
	H'FF7D	Timer counter 2 (low)	TCNT2L	R/W	H'00
	H'FF7E	General register A2 (high)	GRA2H	R/W	H'FF
	H'FF7F	General register A2 (low)	GRA2L	R/W	H'FF
	H'FF80	General register B2 (high)	GRB2H	R/W	H'FF
	H'FF81	General register B2 (low)	GRB2L	R/W	H'FF
3	H'FF82	Timer control register 3	TCR3	R/W	H'80
	H'FF83	Timer I/O control register 3	TIOR3	R/W	H'88
	H'FF84	Timer interrupt enable register 3	TIER3	R/W	H'F8
	H'FF85	Timer status register 3	TSR3	R/(W)*2	H'F8
	H'FF86	Timer counter 3 (high)	TCNT3H	R/W	H'00
	H'FF87	Timer counter 3 (low)	TCNT3L	R/W	H'00
	H'FF88	General register A3 (high)	GRA3H	R/W	H'FF
	H'FF89	General register A3 (low)	GRA3L	R/W	H'FF
	H'FF8A	General register B3 (high)	GRB3H	R/W	H'FF
	H'FF8B	General register B3 (low)	GRB3L	R/W	H'FF
	H'FF8C	Buffer register A3 (high)	BRA3H	R/W	H'FF
	H'FF8D	Buffer register A3 (low)	BRA3L	R/W	H'FF
	H'FF8E	Buffer register B3 (high)	BRB3H	R/W	H'FF
	H'FF8F	Buffer register B3 (low)	BRB3L	R/W	H'FF

Notes: 1. The lower 16 bits of the address are indicated.

2. Only 0 can be written, to clear flags.

Table 8-3 ITU Registers (cont)

Channel	Address*1	Name	Abbre- viation	R/W	Initial Value
4	H'FF92	Timer control register 4	TCR4	R/W	H'80
	H'FF93	Timer I/O control register 4	TIOR4	R/W	H'88
	H'FF94	Timer interrupt enable register 4	TIER4	R/W	H'F8
	H'FF95	Timer status register 4	TSR4	R/(W)*2	H'F8
	H'FF96	Timer counter 4 (high)	TCNT4H	R/W	H'00
	H'FF97	Timer counter 4 (low)	TCNT4L	R/W	H'00
	H'FF98	General register A4 (high)	GRA4H	R/W	H'FF
	H'FF99	General register A4 (low)	GRA4L	R/W	H'FF
	H'FF9A	General register B4 (high)	GRB4H	R/W	H'FF
	H'FF9B	General register B4 (low)	GRB4L	R/W	H'FF
	H'FF9C	Buffer register A4 (high)	BRA4H	R/W	H'FF
	H'FF9D	Buffer register A4 (low)	BRA4L	R/W	H'FF
	H'FF9E	Buffer register B4 (high)	BRB4H	R/W	H'FF
	H'FF9F	Buffer register B4 (low)	BRB4L	R/W	H'FF


Notes: 1. The lower 16 bits of the address are indicated.

2. Only 0 can be written, to clear flags.

8.2 Register Descriptions

8.2.1 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that starts and stops the timer counter (TCNT) in channels 0 to 4.



TSTR is initialized to H'E0 by a reset and in standby mode.

Bits 7 to 5—Reserved: Read-only bits, always read as 1.

Bit 4—Counter Start 4 (STR4): Starts and stops timer counter 4 (TCNT4).

Bit 4 STR4	Description	
0	TCNT4 is halted	(Initial value)
1	TCNT4 is counting	

Bit 3—Counter Start 3 (STR3): Starts and stops timer counter 3 (TCNT3).

Bit 3 STR3	Description	
0	TCNT3 is halted	(Initial value)
1	TCNT3 is counting	

Bit 2—Counter Start 2 (STR2): Starts and stops timer counter 2 (TCNT2).

Bit 2 STR2	Description	
0	TCNT2 is halted	(Initial value)
1	TCNT2 is counting	

Bit 1—Counter Start 1 (STR1): Starts and stops timer counter 1 (TCNT1).

Bit 1

STR1	Description	
0	TCNT1 is halted	(Initial value)
1	TCNT1 is counting	


Bit 0—Counter Start 0 (STR0): Starts and stops timer counter 0 (TCNT0).

Bit ()
-------	---

STR0	Description	
0	TCNT0 is halted	(Initial value)
1	TCNT0 is counting	

8.2.2 Timer Synchro Register (TSNC)

TSNC is an 8-bit readable/writable register that selects whether channels 0 to 4 operate independently or synchronously. Channels are synchronized by setting the corresponding bits to 1.



TSNC is initialized to H'E0 by a reset and in standby mode.

Bits 7 to 5—Reserved: Read-only bits, always read as 1.

Bit 4—Timer Sync 4 (SYNC4): Selects whether channel 4 operates independently or synchronously.

Bit 4

SYNC4 Description

0	Channel 4's timer counter (TCNT4) operates independently TCNT4 is preset and cleared independently of other channels	(Initial value)
1	Channel 4 operates synchronously TCNT4 can be synchronously preset and cleared	

Bit 3—Timer Sync 3 (SYNC3): Selects whether channel 3 operates independently or synchronously.

Bit	3	
~		

SYNC3 Description

	The state of the s	
0	Channel 3's timer counter (TCNT3) operates independently TCNT3 is preset and cleared independently of other channels	(Initial value)
1	Channel 3 operates synchronously TCNT3 can be synchronously preset and cleared	

Bit 2—Timer Sync 2 (SYNC2): Selects whether channel 2 operates independently or synchronously.

Bit 2

SYNC2 Description

0	Channel 2's timer counter (TCNT2) operates independently TCNT2 is preset and cleared independently of other channels	(Initial value)
1	Channel 2 operates synchronously TCNT2 can be synchronously preset and cleared	

Bit 1—Timer Sync 1 (SYNC1): Selects whether channel 1 operates independently or synchronously.

Bit 1

SYNC1 Description

0	Channel 1's timer counter (TCNT1) operates independently TCNT1 is preset and cleared independently of other channels	(Initial value)
1	Channel 1 operates synchronously TCNT1 can be synchronously preset and cleared	

Bit 0—Timer Sync 0 (SYNC0): Selects whether channel 0 operates independently or synchronously.


Bit 0

SYNC0 Description

0	Channel 0's timer counter (TCNT0) operates independently TCNT0 is preset and cleared independently of other channels	(Initial value)
1	Channel 0 operates synchronously TCNT0 can be synchronously preset and cleared	

8.2.3 Timer Mode Register (TMDR)

TMDR is an 8-bit readable/writable register that selects PWM mode for channels 0 to 4. It also selects phase counting mode and the overflow flag (OVF) setting conditions for channel 2.



TMDR is initialized to H'80 by a reset and in standby mode.

Bit 7—Reserved: Read-only bit, always read as 1.

Bit 6—Phase Counting Mode Flag (MDF): Selects whether channel 2 operates normally or in phase counting mode.

Bit 6 MDF	Description	
0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in phase counting mode	

When MDF is set to 1 to select phase counting mode, timer counter 2 (TCNT2) operates as an up/down-counter and pins TCLKA and TCLKB become counter clock input pins. TCNT2 counts both rising and falling edges of TCLKA and TCLKB, and counts up or down as follows.

Counting Direction	Down-	Counting			Up-Co	unting		
TCLKA pin	_	High	7	Low	<u>_</u>	Low	Ţ	High
TCLKB pin	Low	<u>_</u>	High	Ţ	High	<u>_</u>	Low	

In phase counting mode channel 2 operates as above regardless of the external clock edges selected by bits CKEG1 and CKEG0 and the clock source selected by bits TPSC2 to TPSC0 in timer control register 2 (TCR2). Phase counting mode takes precedence over these settings.

The counter clearing condition selected by the CCLR1 and CCLR0 bits in TCR2 and the compare match/input capture settings and interrupt functions of timer I/O control register 2 (TIOR2), timer interrupt enable register 2 (TIER2), and timer status register 2 (TSR2) remain effective in phase counting mode.

Bit 5—Flag Direction (FDIR): Designates the setting condition for the overflow flag (OVF) in timer status register 2 (TSR2). The FDIR designation is valid in all modes in channel 2.

Bit 5 FDIR	Description	
0	OVF is set to 1 in TSR2 when TCNT2 overflows or underflows	(Initial value)
1	OVF is set to 1 in TSR2 when TCNT2 overflows	

Bit 4—PWM Mode 4 (PWM4): Selects whether channel 4 operates normally or in PWM mode.

Bit 4 PWM4	Description	
0	Channel 4 operates normally	(Initial value)
1	Channel 4 operates in PWM mode	

When bit PWM4 is set to 1 to select PWM mode, pin TIOCA4 becomes a PWM output pin. The output goes to 1 at compare match with general register A4 (GRA4), and to 0 at compare match with general register B4 (GRB4).

If complementary PWM mode or reset-synchronized PWM mode is selected by bits CMD1 and CMD0 in the timer function control register (TFCR), the CMD1 and CMD0 setting takes precedence and the PWM4 setting is ignored.

Bit 3—PWM Mode 3 (PWM3): Selects whether channel 3 operates normally or in PWM mode.

Bit 3

PWM3	Description	
0	Channel 3 operates normally	(Initial value)
1	Channel 3 operates in PWM mode	

When bit PWM3 is set to 1 to select PWM mode, pin TIOCA3 becomes a PWM output pin. The output goes to 1 at compare match with general register A3 (GRA3), and to 0 at compare match with general register B3 (GRB3).

If complementary PWM mode or reset-synchronized PWM mode is selected by bits CMD1 and CMD0 in the timer function control register (TFCR), the CMD1 and CMD0 setting takes precedence and the PWM3 setting is ignored.

Bit 2—PWM Mode 2 (PWM2): Selects whether channel 2 operates normally or in PWM mode.

Bit 2

PWM2 Description

0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in PWM mode	

When bit PWM2 is set to 1 to select PWM mode, pin TIOCA2 becomes a PWM output pin. The output goes to 1 at compare match with general register A2 (GRA2), and to 0 at compare match with general register B2 (GRB2).

Bit 1—PWM Mode 1 (PWM1): Selects whether channel 1 operates normally or in PWM mode.

Bit 1

PWM1	Description	
0	Channel 1 operates normally	(Initial value)
1	Channel 1 operates in PWM mode	

When bit PWM1 is set to 1 to select PWM mode, pin TIOCA1 becomes a PWM output pin. The output goes to 1 at compare match with general register A1 (GRA1), and to 0 at compare match with general register B1 (GRB1).

Bit 0—PWM Mode 0 (PWM0): Selects whether channel 0 operates normally or in PWM mode.

Bit 0
PWM0 Description


0 Channel 0 operates normally (Initial value)

1 Channel 0 operates in PWM mode

When bit PWM0 is set to 1 to select PWM mode, pin TIOCA0 becomes a PWM output pin. The output goes to 1 at compare match with general register A0 (GRA0), and to 0 at compare match with general register B0 (GRB0).

8.2.4 Timer Function Control Register (TFCR)

TFCR is an 8-bit readable/writable register that selects complementary PWM mode, reset-synchronized PWM mode, and buffering for channels 3 and 4.



Buffer mode B3 and A3

These bits select buffering of general registers (GRB3 and GRA3) by buffer registers (BRB3 and BRA3) in channel 3

TFCR is initialized to H'C0 by a reset and in standby mode.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

Bits 5 and 4—Combination Mode 1 and 0 (CMD1, CMD0): These bits select whether channels 3 and 4 operate in normal mode, complementary PWM mode, or reset-synchronized PWM mode.

Bit 5 CMD1	Bit 4 CMD0	Description	
0	0 1	Channels 3 and 4 operate normally (Initial value	∌)
1	0	Channels 3 and 4 operate together in complementary PWM mode	
	1	Channels 3 and 4 operate together in reset-synchronized PWM mode	

Before selecting reset-synchronized PWM mode or complementary PWM mode, halt the timer counter or counters that will be used in these modes.

When these bits select complementary PWM mode or reset-synchronized PWM mode, they take precedence over the setting of the PWM mode bits (PWM4 and PWM3) in TMDR. Settings of timer sync bits SYNC4 and SYNC3 in the timer synchro register (TSNC) are valid in complementary PWM mode and reset-synchronized PWM mode, however. When complementary PWM mode is selected, channels 3 and 4 must not be synchronized (do not set bits SYNC3 and SYNC4 both to 1 in TSNC).

Bit 3—Buffer Mode B4 (BFB4): Selects whether GRB4 operates normally in channel 4, or whether GRB4 is buffered by BRB4.

Bit 3 BFB4	Description	
0	GRB4 operates normally	(Initial value)
1	GRB4 is buffered by BRB4	

Bit 2—Buffer Mode A4 (BFA4): Selects whether GRA4 operates normally in channel 4, or whether GRA4 is buffered by BRA4.

Bit 2 BFA4	Description	
0	GRA4 operates normally	(Initial value)
1	GRA4 is buffered by BRA4	

Bit 1—Buffer Mode B3 (BFB3): Selects whether GRB3 operates normally in channel 3, or whether GRB3 is buffered by BRB3.

Bit 1

BFB3	Description	
0	GRB3 operates normally	(Initial value)
1	GRB3 is buffered by BRB3	


Bit 0—Buffer Mode A3 (BFA3): Selects whether GRA3 operates normally in channel 3, or whether GRA3 is buffered by BRA3.

Bit 0

BFA3	Description	
0	GRA3 operates normally	(Initial value)
1	GRA3 is buffered by BRA3	

8.2.5 Timer Output Master Enable Register (TOER)

TOER is an 8-bit readable/writable register that enables or disables output settings for channels 3 and 4.



Master enable TIOCA₃, TIOCB₃, TIOCA₄, TIOCB₄ These bits enable or disable output settings for pins TIOCA₃, TIOCB₃, TIOCA₄, and TIOCB₄

TOER is initialized to H'FF by a reset and in standby mode.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

Bit 5—Master Enable TOCXB₄ (EXB4): Enables or disables ITU output at pin TOCXB₄.

Bit 5 EXB4 Description TOCXB₄ output is disabled regardless of TFCR settings (TOCXB₄ operates as a generic input/output pin). If XTGD = 0, EXB4 is cleared to 0 when input capture A occurs in channel 1. TOCXB₄ is enabled for output according to TFCR settings (Initial value)

Bit 4—Master Enable TOCXA₄ (EXA4): Enables or disables ITU output at pin TOCXA₄.

Bit 4 EXA4 Description TOCXA₄ output is disabled regardless of TFCR settings (TOCXA₄ operates as a generic input/output pin). If XTGD = 0, EXA4 is cleared to 0 when input capture A occurs in channel 1. TOCXA₄ is enabled for output according to TFCR settings (Initial value)

Bit 3—Master Enable TIOCB₃ (EB3): Enables or disables ITU output at pin TIOCB₃.

Bit 3 EB3	Description	
0	TIOCB ₃ output is disabled regardless of TIOR3 and TFCR settings (TIOCB ₃ operates a a generic input/output pin). If XTGD = 0, EB3 is cleared to 0 when input capture A occurs in channel 1.	
1	TIOCB ₃ is enabled for output according to TIOR3 and TFCR settings	(Initial value)

Bit 2—Master Enable TIOCB₄ (EB4): Enables or disables ITU output at pin TIOCB₄.

Bit 2 EB4	Description	
0	TIOCB ₄ output is disabled regardless of TIOR4 and TFCR settings (TIOCB ₄ operates a a generic input/output pin). If XTGD = 0, EB4 is cleared to 0 when input capture A occurs in channel 1.	
1	TIOCB ₄ is enabled for output according to TIOR4 and TFCR settings	(Initial value)

Bit 1—Master Enable TIOCA $_4$ (EA4): Enables or disables ITU output at pin TIOCA $_4$.


Bit 1 EA4 Description TIOCA₄ output is disabled regardless of TIOR4, TMDR, and TFCR settings (TIOCA₄ operates as a generic input/output pin). If XTGD = 0, EA4 is cleared to 0 when input capture A occurs in channel 1. TIOCA₄ is enabled for output according to TIOR4, TMDR, and (Initial value) TFCR settings

Bit 0—Master Enable TIOCA₃ (EA3): Enables or disables ITU output at pin TIOCA₃.

Bit 0 EA3	Description	
0	$TIOCA_3$ output is disabled regardless of $TIOR3$, $TMDR$, and $TFCR$ settings ($TIOCA_3$ operates as a generic input/output pin). If $XTGD = 0$, $EA3$ is cleared to 0 when input capture A occurs in channel 1.	
1	$TIOCA_3$ is enabled for output according to $TIOR3$, $TMDR$, and $TFCR$ settings	(Initial value)

8.2.6 Timer Output Control Register (TOCR)

TOCR is an 8-bit readable/writable register that selects externally triggered disabling of output in complementary PWM mode and reset-synchronized PWM mode, and inverts the output levels.



External trigger disable

Selects externally triggered disabling of output in complementary PWM mode and reset-synchronized PWM mode

The settings of the XTGD, OLS4, and OLS3 bits are valid only in complementary PWM mode and reset-synchronized PWM mode. These settings do not affect other modes.

TOCR is initialized to H'FF by a reset and in standby mode.

Bits 7 to 5—Reserved: Read-only bits, always read as 1.

Bit 4—External Trigger Disable (XTGD): Selects externally triggered disabling of ITU output in complementary PWM mode and reset-synchronized PWM mode.

Bit 4 XTGD	Description	
0	Input capture A in channel 1 is used as an external trigger signal in cormode and reset-synchronized PWM mode. When an external trigger occurs, bits 5 to 0 in the timer output master (TOER) are cleared to 0, disabling ITU output.	,
1	External triggering is disabled	(Initial value)

Bits 3 and 2—Reserved: Read-only bits, always read as 1.

Bit 1—Output Level Select 4 (OLS4): Selects output levels in complementary PWM mode and reset-synchronized PWM mode.

Bit 1
OLS4 Description

0	TIOCA3, TIOCA4, and TIOCB4 outputs are inverted	
1	TIOCA3, TIOCA4, and TIOCB4 outputs are not inverted	(Initial value)

Bit 0—Output Level Select 3 (OLS3): Selects output levels in complementary PWM mode and reset-synchronized PWM mode.

Bit 0

OLS3 Description

0	TIOCB3, TOCXA4, and TOCXB4 outputs are inverted	
1	TIOCB3, TOCXA4, and TOCXB4 outputs are not inverted	(Initial value)

8.2.7 Timer Counters (TCNT)

TCNT is a 16-bit counter. The ITU has five TCNTs, one for each channel.

Channel	Abbreviation	Function
0	TCNT0	Up-counter
1	TCNT1	
2	TCNT2	Phase counting mode: up/down-counter Other modes: up-counter
3	TCNT3	Complementary PWM mode: up/down-counter
4	TCNT4	Other modes: up-counter

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W															

Each TCNT is a 16-bit readable/writable register that counts pulse inputs from a clock source. The clock source is selected by bits TPSC2 to TPSC0 in the timer control register (TCR).

TCNT0 and TCNT1 are up-counters. TCNT2 is an up/down-counter in phase counting mode and an up-counter in other modes. TCNT3 and TCNT4 are up/down-counters in complementary PWM mode and up-counters in other modes.

TCNT can be cleared to H'0000 by compare match with general register A or B (GRA or GRB) or by input capture to GRA or GRB (counter clearing function) in the same channel.

When TCNT overflows (changes from H'FFFF to H'0000), the overflow flag (OVF) is set to 1 in the timer status register (TSR) of the corresponding channel.

When TCNT underflows (changes from H'0000 to H'FFFF), the overflow flag (OVF) is set to 1 in TSR of the corresponding channel.


The TCNTs are linked to the CPU by an internal 16-bit bus and can be written or read by either word access or byte access.

Each TCNT is initialized to H'0000 by a reset and in standby mode.

8.2.8 General Registers (GRA, GRB)

The general registers are 16-bit registers. The ITU has 10 general registers, two in each channel.

Channel	Abbreviation	Function
0	GRA0, GRB0	Output compare/input capture register
1	GRA1, GRB1	
2	GRA2, GRB2	
3	GRA3, GRB3	Output compare/input capture register; can be buffered by buffer
4	GRA4, GRB4	registers BRA and BRB



A general register is a 16-bit readable/writable register that can function as either an output compare register or an input capture register. The function is selected by settings in the timer I/O control register (TIOR).

When a general register is used as an output compare register, its value is constantly compared with the TCNT value. When the two values match (compare match), the IMFA or IMFB flag is set to 1 in the timer status register (TSR). Compare match output can be selected in TIOR.

When a general register is used as an input capture register, rising edges, falling edges, or both edges of an external input capture signal are detected and the current TCNT value is stored in the general register. The corresponding IMFA or IMFB flag in TSR is set to 1 at the same time. The valid edge or edges of the input capture signal are selected in TIOR.

TIOR settings are ignored in PWM mode, complementary PWM mode, and reset-synchronized PWM mode.

General registers are linked to the CPU by an internal 16-bit bus and can be written or read by either word access or byte access.

General registers are initialized to the output compare function (with no output signal) by a reset and in standby mode. The initial value is H'FFFF.

8.2.9 Buffer Registers (BRA, BRB)

The buffer registers are 16-bit registers. The ITU has four buffer registers, two each in channels 3 and 4.

Channel	Abbreviation			reviation Function													
3	BRA	43, BI	3, BRB3 Used for buffering														
4	BRA4, BRB4			 When the corresponding GRA or GRB functions as an output compare register, BRA or BRB can function as an output compare buffer register: the BRA or BRB value is automatically transferred to GRA or GRB at compare match 													
				captı buffe	ure re er reg	corre egiste ister: BRB	r, BR the C	A or SRA	BRB or GF	can f	uncti	on as	an ii	nput o	captu		
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial val	ue	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Wr	ite	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

A buffer register is a 16-bit readable/writable register that is used when buffering is selected. Buffering can be selected independently by bits BFB4, BFA4, BFB3, and BFA3 in TFCR.

The buffer register and general register operate as a pair. When the general register functions as an output compare register, the buffer register functions as an output compare buffer register. When the general register functions as an input capture register, the buffer register functions as an input capture buffer register.


The buffer registers are linked to the CPU by an internal 16-bit bus and can be written or read by either word or byte access.

Buffer registers are initialized to H'FFFF by a reset and in standby mode.

8.2.10 Timer Control Registers (TCR)

TCR is an 8-bit register. The ITU has five TCRs, one in each channel.

Channel	Abbreviation	Function
0	TCR0	TCR controls the timer counter. The TCRs in all channels are
1	TCR1	functionally identical. When phase counting mode is selected in channel 2, the settings of bits CKEG1 and CKEG0 and TPSC2 to
2	TCR2	TPSC0 in TCR2 are ignored.
3	TCR3	
4	TCR4	



Each TCR is an 8-bit readable/writable register that selects the timer counter clock source, selects the edge or edges of external clock sources, and selects how the counter is cleared.

TCR is initialized to H'80 by a reset and in standby mode.

Bit 7—Reserved: Read-only bit, always read as 1.

Bits 6 and 5—Counter Clear 1/0 (CCLR1, CCLR0): These bits select how TCNT is cleared.

Bit 6	Bit 5		
CCLR1	CCLR0	Description	
0	0	TCNT is not cleared	(Initial value)
	1	TCNT is cleared by GRA compare match or input capture*1	
1	0	TCNT is cleared by GRB compare match or input capture*1	
	1	Synchronous clear: TCNT is cleared in synchronization with oth synchronized timers*2	er

Notes: 1. TCNT is cleared by compare match when the general register functions as a compare match register, and by input capture when the general register functions as an input capture register.

2. Selected in the timer synchro register (TSNC).

Bits 4 and 3—Clock Edge 1/0 (CKEG1, CKEG0): These bits select external clock input edges when an external clock source is used.

Bit 4 CKEG1	Bit 3 CKEG0	Description	
0	0	Count rising edges	(Initial value)
	1	Count falling edges	
1		Count both edges	

When channel 2 is set to phase counting mode, bits CKEG1 and CKEG0 in TCR2 are ignored. Phase counting takes precedence.

Bits 2 to 0—Timer Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the counter clock source.

Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Function	
0	0	0	Internal clock: ø	(Initial value)
		1	Internal clock: ø/2	
	1	0	Internal clock: ø/4	
		1	Internal clock: ø/8	
1	0	0	External clock A: TCLKA input	
		1	External clock B: TCLKB input	
	1	0	External clock C: TCLKC input	
		1	External clock D: TCLKD input	


When bit TPSC2 is cleared to 0 an internal clock source is selected, and the timer counts only falling edges. When bit TPSC2 is set to 1 an external clock source is selected, and the timer counts the edge or edges selected by bits CKEG1 and CKEG0.

When channel 2 is set to phase counting mode (MDF = 1 in TMDR), the settings of bits TPSC2 to TPSC0 in TCR2 are ignored. Phase counting takes precedence.

8.2.11 Timer I/O Control Register (TIOR)

TIOR is an 8-bit register. The ITU has five TIORs, one in each channel.

Channel	Abbreviation	Function
0	TIOR0	TIOR controls the general registers. Some functions differ in PWM
1	TIOR1	mode. TIOR3 and TIOR4 settings are ignored when complementary PWM mode or reset-synchronized PWM mode is selected in
2	TIOR2	channels 3 and 4.
3	TIOR3	
4	TIOR4	



Reserved bit

Each TIOR is an 8-bit readable/writable register that selects the output compare or input capture function for GRA and GRB, and specifies the functions of the TIOCA and TIOCB pins. If the output compare function is selected, TIOR also selects the type of output. If input capture is selected, TIOR also selects the edge or edges of the input capture signal.

TIOR is initialized to H'88 by a reset and in standby mode.

Bit 7—Reserved: Read-only bit, always read as 1.

Bits 6 to 4—I/O Control B2 to B0 (IOB2 to IOB0): These bits select the GRB function.

Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Function	
0	0	0	GRB is an output	No output at compare match (Initial value)
		1	compare register	0 output at GRB compare match*1
	1	0		1 output at GRB compare match*1
		1		Output toggles at GRB compare match (1 output in channel 2)*1, *2
1	0	0	GRB is an input capture register	GRB captures rising edge of input
		1		GRB captures falling edge of input
	1	0		GRB captures both edges of input
		1		

Notes: 1. After a reset, the output is 0 until the first compare match.

Channel 2 output cannot be toggled by compare match. This setting selects 1 output instead. Bit 3—Reserved: Read-only bit, always read as 1.

Bits 2 to 0—I/O Control A2 to A0 (IOA2 to IOA0): These bits select the GRA function.

Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Function		
0	0	0	GRA is an output compare register	No output at compare match	(Initial value)
		1		0 output at GRA compare mate	h*1
	1	0		1 output at GRA compare mate	h*1
		1		Output toggles at GRA compar (1 output in channel 2)*1, *2	e match
1	0	0	GRA is an input capture register	GRA captures rising edge of in	put
		1		GRA captures falling edge of in	put
	1	0		GRA captures both edges of in	put
		1			


Notes: 1. After a reset, the output is 0 until the first compare match.

2. Channel 2 output cannot be toggled by compare match. This setting selects 1 output instead.

8.2.12 Timer Status Register (TSR)

TSR is an 8-bit register. The ITU has five TSRs, one in each channel.

Channel	Abbreviation	Function
0	TSR0	Indicates input capture, compare match, and overflow status
1	TSR1	
2	TSR2	
3	TSR3	
4	TSR4	



Input capture/compare match flag A Status flag indicating GRA compare match or input capture

Note: * Only 0 can be written, to clear the flag.

Each TSR is an 8-bit readable/writable register containing flags that indicate TCNT overflow or underflow and GRA or GRB compare match or input capture. These flags are interrupt sources and generate CPU interrupts if enabled by corresponding bits in the timer interrupt enable register (TIER).

TSR is initialized to H'F8 by a reset and in standby mode.

Bits 7 to 3—Reserved: Read-only bits, always read as 1.

Bit 2—Overflow Flag (OVF): This status flag indicates TCNT overflow or underflow.

Bit 2 OVF	Description				
0	[Clearing condition] (Initial value) Read OVF when OVF = 1, then write 0 in OVF				
1	[Setting condition] TCNT overflowed from H'FFFF to H'0000, or underflowed from H'0000 to H'FFFF*				

Notes: * TCNT underflow occurs when TCNT operates as an up/down-counter. Underflow occurs only under the following conditions:

- 1. Channel 2 operates in phase counting mode (MDF = 1 in TMDR)
- Channels 3 and 4 operate in complementary PWM mode (CMD1 = 1 and CMD0 = 0 in TFCR)

Bit 1—Input Capture/Compare Match Flag B (IMFB): This status flag indicates GRB compare match or input capture events.

Bit 1 IMFB	Description
0	[Clearing condition] (Initial value) Read IMFB when IMFB = 1, then write 0 in IMFB
1	[Setting conditions] TCNT = GRB when GRB functions as a compare match register. TCNT value is transferred to GRB by an input capture signal, when GRB functions as an input capture register.


Bit 0—Input Capture/Compare Match Flag A (IMFA): This status flag indicates GRA compare match or input capture events.

Bit 0 IMFA	Description
0	[Clearing condition] (Initial value) Read IMFA when IMFA = 1, then write 0 in IMFA. DMAC activated by IMIA interrupt (channels 0 to 3 only).
1	[Setting conditions] TCNT = GRA when GRA functions as a compare match register. TCNT value is transferred to GRA by an input capture signal, when GRA functions as an input capture register.

8.2.13 Timer Interrupt Enable Register (TIER)

TIER is an 8-bit register. The ITU has five TIERs, one in each channel.

Channel	Abbreviation	Function
0	TIER0	Enables or disables interrupt requests.
1	TIER1	
2	TIER2	
3	TIER3	
4	TIER4	



Each TIER is an 8-bit readable/writable register that enables and disables overflow interrupt requests and general register compare match and input capture interrupt requests.

TIER is initialized to H'F8 by a reset and in standby mode.

Bits 7 to 3—Reserved: Read-only bits, always read as 1.

Bit 2—Overflow Interrupt Enable (OVIE): Enables or disables the interrupt requested by the overflow flag (OVF) in TSR when OVF is set to 1.

В	it	2

OVIE	Description	
0	OVI interrupt requested by OVF is disabled	(Initial value)
1	OVI interrupt requested by OVF is enabled	

Bit 1—Input Capture/Compare Match Interrupt Enable B (IMIEB): Enables or disables the interrupt requested by the IMFB flag in TSR when IMFB is set to 1.

Bit 1

IMIEB	EB Description	
0	IMIB interrupt requested by IMFB is disabled	(Initial value)
1	IMIB interrupt requested by IMFB is enabled	

Bit 0—Input Capture/Compare Match Interrupt Enable A (IMIEA): Enables or disables the interrupt requested by the IMFA flag in TSR when IMFA is set to 1.

Bit 0

IMIEA	Description	
0	IMIA interrupt requested by IMFA is disabled	(Initial value)
1	IMIA interrupt requested by IMFA is enabled	

8.3 CPU Interface

8.3.1 16-Bit Accessible Registers

The timer counters (TCNTs), general registers A and B (GRAs and GRBs), and buffer registers A and B (BRAs and BRBs) are 16-bit registers, and are linked to the CPU by an internal 16-bit data bus. These registers can be written or read a word at a time, or a byte at a time.

Figures 8-6 and 8-7 show examples of word access to a timer counter (TCNT). Figures 8-8, 8-9, 8-10, and 8-11 show examples of byte access to TCNTH and TCNTL.




Figure 8-6 Access to Timer Counter (CPU Writes to TCNT, Word)




Figure 8-7 Access to Timer Counter (CPU Reads TCNT, Word)




Figure 8-8 Access to Timer Counter (CPU Writes to TCNT, Upper Byte)




Figure 8-9 Access to Timer Counter (CPU Writes to TCNT, Lower Byte)




Figure 8-10 Access to Timer Counter (CPU Reads TCNT, Upper Byte)




Figure 8-11 Access to Timer Counter (CPU Reads TCNT, Lower Byte)

8.3.2 8-Bit Accessible Registers

The registers other than the timer counters, general registers, and buffer registers are 8-bit registers. These registers are linked to the CPU by an internal 8-bit data bus.

Figures 8-12 and 8-13 show examples of byte read and write access to a TCR.

If a word-size data transfer instruction is executed, two byte transfers are performed.




Figure 8-12 TCR Access (CPU Writes to TCR)




Figure 8-13 TCR Access (CPU Reads TCR)

8.4 Operation

8.4.1 Overview

A summary of operations in the various modes is given below.

Normal Operation: Each channel has a timer counter and general registers. The timer counter counts up, and can operate as a free-running counter, periodic counter, or external event counter. General registers A and B can be used for input capture or output compare.

Synchronous Operation: The timer counters in designated channels are preset synchronously. Data written to the timer counter in any one of these channels is simultaneously written to the timer counters in the other channels as well. The timer counters can also be cleared synchronously if so designated by the CCLR1 and CCLR0 bits in the TCRs.

PWM Mode: A PWM waveform is output from the TIOCA pin. The output goes to 1 at compare match A and to 0 at compare match B. The duty cycle can be varied from 0% to 100% depending on the settings of GRA and GRB. When a channel is set to PWM mode, its GRA and GRB automatically become output compare registers.

Reset-Synchronized PWM Mode: Channels 3 and 4 are paired for three-phase PWM output with complementary waveforms. (The three phases are related by having a common transition point.) When reset-synchronized PWM mode is selected GRA3, GRB3, GRA4, and GRB4 automatically function as output compare registers, TIOCA3, TIOCB3, TIOCA4, TOCXA4, TIOCB4, and TOCXB4 function as PWM output pins, and TCNT3 operates as an up-counter. TCNT4 operates independently, and is not compared with GRA4 or GRB4.

Complementary PWM Mode: Channels 3 and 4 are paired for three-phase PWM output with non-overlapping complementary waveforms. When complementary PWM mode is selected GRA3, GRB3, GRA4, and GRB4 automatically function as output compare registers, and TIOCA3, TIOCB3, TIOCA4, TOCXA4, TIOCB4, and TOCXB4 function as PWM output pins. TCNT3 and TCNT4 operate as up/down-counters.

Phase Counting Mode: The phase relationship between two clock signals input at TCLKA and TCLKB is detected and TCNT2 counts up or down accordingly. When phase counting mode is selected TCLKA and TCLKB become clock input pins and TCNT2 operates as an up/down-counter.

Buffering

• If the general register is an output compare register

When compare match occurs the buffer register value is transferred to the general register.

• If the general register is an input capture register

When input capture occurs the TCNT value is transferred to the general register, and the previous general register value is transferred to the buffer register.

Complementary PWM mode

The buffer register value is transferred to the general register when TCNT3 and TCNT4 change counting direction.

Reset-synchronized PWM mode

The buffer register value is transferred to the general register at GRA3 compare match.

8.4.2 Basic Functions

Counter Operation: When one of bits STR0 to STR4 is set to 1 in the timer start register (TSTR), the timer counter (TCNT) in the corresponding channel starts counting. The counting can be free-running or periodic.

• Sample setup procedure for counter

Figure 8-14 shows a sample procedure for setting up a counter.




Figure 8-14 Counter Setup Procedure (Example)

- 1. Set bits TPSC2 to TPSC0 in TCR to select the counter clock source. If an external clock source is selected, set bits CKEG1 and CKEG0 in TCR to select the desired edge(s) of the external clock signal.
- 2. For periodic counting, set CCLR1 and CCLR0 in TCR to have TCNT cleared at GRA compare match or GRB compare match.
- 3. Set TIOR to select the output compare function of GRA or GRB, whichever was selected in step 2.
- 4. Write the count period in GRA or GRB, whichever was selected in step 2.
- 5. Set the STR bit to 1 in TSTR to start the timer counter.

Free-running and periodic counter operation

A reset leaves the counters (TCNTs) in ITU channels 0 to 4 all set as free-running counters. A free-running counter starts counting up when the corresponding bit in TSTR is set to 1. When the count overflows from H'FFFF to H'0000, the overflow flag (OVF) is set to 1 in the timer status register (TSR). If the corresponding OVIE bit is set to 1 in the timer interrupt enable register, a CPU interrupt is requested. After the overflow, the counter continues counting up from H'0000. Figure 8-15 illustrates free-running counting.




Figure 8-15 Free-Running Counter Operation

When a channel is set to have its counter cleared by compare match, in that channel TCNT operates as a periodic counter. Select the output compare function of GRA or GRB, set bit CCLR1 or CCLR0 in the timer control register (TCR) to have the counter cleared by compare match, and set the count period in GRA or GRB. After these settings, the counter starts counting up as a periodic counter when the corresponding bit is set to 1 in TSTR. When the count matches GRA or GRB, the IMFA or IMFB flag is set to 1 in TSR and the counter is cleared to H'0000. If the corresponding IMIEA or IMIEB bit is set to 1 in TIER, a CPU interrupt is requested at this time. After the compare match, TCNT continues counting up from H'0000. Figure 8-16 illustrates periodic counting.




Figure 8-16 Periodic Counter Operation

- Count timing
 - Internal clock source

Bits TPSC2 to TPSC0 in TCR select the system clock (\emptyset) or one of three internal clock sources obtained by prescaling the system clock (\emptyset /2, \emptyset /4, \emptyset /8).

Figure 8-17 shows the timing.




Figure 8-17 Count Timing for Internal Clock Sources

- External clock source

Bits TPSC2 to TPSC0 in TCR select an external clock input pin (TCLKA to TCLKD), and its valid edge or edges are selected by bits CKEG1 and CKEG0. The rising edge, falling edge, or both edges can be selected.

The pulse width of the external clock signal must be at least 1.5 system clocks when a single edge is selected, and at least 2.5 system clocks when both edges are selected. Shorter pulses will not be counted correctly.

Figure 8-18 shows the timing when both edges are detected.




Figure 8-18 Count Timing for External Clock Sources (when Both Edges are Detected)

Waveform Output by Compare Match: In ITU channels 0, 1, 3, and 4, compare match A or B can cause the output at the TIOCA or TIOCB pin to go to 0, go to 1, or toggle. In channel 2 the output can only go to 0 or go to 1.

• Sample setup procedure for waveform output by compare match

Figure 8-19 shows a sample procedure for setting up waveform output by compare match.




Figure 8-19 Setup Procedure for Waveform Output by Compare Match (Example)

Examples of waveform output

Figure 8-20 shows examples of 0 and 1 output. TCNT operates as a free-running counter, 0 output is selected for compare match A, and 1 output is selected for compare match B. When the pin is already at the selected output level, the pin level does not change.




Figure 8-20 0 and 1 Output (Examples)

Figure 8-21 shows examples of toggle output. TCNT operates as a periodic counter, cleared by compare match B. Toggle output is selected for both compare match A and B.




Figure 8-21 Toggle Output (Example)

Output compare timing

The compare match signal is generated in the last state in which TCNT and the general register match (when TCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TIOR is output at the output compare pin (TIOCA or TIOCB). When TCNT matches a general register, the compare match signal is not generated until the next counter clock pulse. Figure 8-22 shows the output compare timing.




Figure 8-22 Output Compare Timing

Input Capture Function: The TCNT value can be captured into a general register when a transition occurs at an input capture/output compare pin (TIOCA or TIOCB). Capture can take place on the rising edge, falling edge, or both edges. The input capture function can be used to measure pulse width or period.

Sample setup procedure for input capture

Figure 8-23 shows a sample procedure for setting up input capture.




Figure 8-23 Setup Procedure for Input Capture (Example)

Examples of input capture

Figure 8-24 illustrates input capture when the falling edge of TIOCB and both edges of TIOCA are selected as capture edges. TCNT is cleared by input capture into GRB.




Figure 8-24 Input Capture (Example)

• Input capture signal timing

Input capture on the rising edge, falling edge, or both edges can be selected by settings in TIOR. Figure 8-25 shows the timing when the rising edge is selected. The pulse width of the input capture signal must be at least 1.5 system clocks for single-edge capture, and 2.5 system clocks for capture of both edges.




Figure 8-25 Input Capture Signal Timing

8.4.3 Synchronization

The synchronization function enables two or more timer counters to be synchronized by writing the same data to them simultaneously (synchronous preset). With appropriate TCR settings, two or more timer counters can also be cleared simultaneously (synchronous clear). Synchronization enables additional general registers to be associated with a single time base. Synchronization can be selected for all channels (0 to 4).

Sample Setup Procedure for Synchronization: Figure 8-26 shows a sample procedure for setting up synchronization.




Figure 8-26 Setup Procedure for Synchronization (Example)

Example of Synchronization: Figure 8-27 shows an example of synchronization. Channels 0, 1, and 2 are synchronized, and are set to operate in PWM mode. Channel 0 is set for counter clearing by compare match with GRB0. Channels 1 and 2 are set for synchronous counter clearing. The timer counters in channels 0, 1, and 2 are synchronously preset, and are synchronously cleared by compare match with GRB0. A three-phase PWM waveform is output from pins TIOCA0, TIOCA1, and TIOCA2. For further information on PWM mode, see section 8.4.4, PWM Mode.




Figure 8-27 Synchronization (Example)

8.4.4 PWM Mode

In PWM mode GRA and GRB are paired and a PWM waveform is output from the TIOCA pin. GRA specifies the time at which the PWM output changes to 1. GRB specifies the time at which the PWM output changes to 0. If either GRA or GRB is selected as the counter clear source, a PWM waveform with a duty cycle from 0% to 100% is output at the TIOCA pin. PWM mode can be selected in all channels (0 to 4).

Table 8-4 summarizes the PWM output pins and corresponding registers. If the same value is set in GRA and GRB, the output does not change when compare match occurs.

Table 8-4 PWM Output Pins and Registers

Channel	Output Pin	1 Output	0 Output
0	TIOCA0	GRA0	GRB0
1	TIOCA1	GRA1	GRB1
2	TIOCA2	GRA2	GRB2
3	TIOCA3	GRA3	GRB3
4	TIOCA4	GRA4	GRB4

Sample Setup Procedure for PWM Mode: Figure 8-28 shows a sample procedure for setting up PWM mode.




Figure 8-28 Setup Procedure for PWM Mode (Example)

Examples of PWM Mode: Figure 8-29 shows examples of operation in PWM mode. The PWM waveform is output from the TIOCA pin. The output goes to 1 at compare match with GRA, and to 0 at compare match with GRB.

In the examples shown, TCNT is cleared by compare match with GRA or GRB. Synchronized operation and free-running counting are also possible.




Figure 8-29 PWM Mode (Example 1)

Figure 8-30 shows examples of the output of PWM waveforms with duty cycles of 0% and 100%. If the counter is cleared by compare match with GRB, and GRA is set to a higher value than GRB, the duty cycle is 0%. If the counter is cleared by compare match with GRA, and GRB is set to a higher value than GRA, the duty cycle is 100%.




Figure 8-30 PWM Mode (Example 2)

8.4.5 Reset-Synchronized PWM Mode

In reset-synchronized PWM mode channels 3 and 4 are combined to produce three pairs of complementary PWM waveforms, all having one waveform transition point in common.

When reset-synchronized PWM mode is selected TIOCA3, TIOCB3, TIOCA4, TOCXA4, TIOCB4, and TOCXB4 automatically become PWM output pins, and TCNT3 functions as an upcounter.

Table 8-5 lists the PWM output pins. Table 8-6 summarizes the register settings.

Table 8-5 Output Pins in Reset-Synchronized PWM Mode

Channel	Output Pin	Description
3	TIOCA3	PWM output 1
	TIOCB3	PWM output 1' (complementary waveform to PWM output 1)
4	TIOCA4	PWM output 2
	TOCXA4	PWM output 2' (complementary waveform to PWM output 2)
	TIOCB4	PWM output 3
	TOCXB4	PWM output 3' (complementary waveform to PWM output 3)

Table 8-6 Register Settings in Reset-Synchronized PWM Mode

Setting
Initially set to H'0000
Not used (operates independently)
Specifies the count period of TCNT3
Specifies a transition point of PWM waveforms output from TIOCA3 and TIOCB3
Specifies a transition point of PWM waveforms output from TIOCA4 and TOCXA4
Specifies a transition point of PWM waveforms output from TIOCB4 and TOCXB4

Sample Setup Procedure for Reset-Synchronized PWM Mode: Figure 8-31 shows a sample procedure for setting up reset-synchronized PWM mode.




Figure 8-31 Setup Procedure for Reset-Synchronized PWM Mode (Example)

Example of Reset-Synchronized PWM Mode: Figure 8-32 shows an example of operation in reset-synchronized PWM mode. TCNT3 operates as an up-counter in this mode. TCNT4 operates independently, detached from GRA4 and GRB4. When TCNT3 matches GRA3, TCNT3 is cleared and resumes counting from H'0000. The PWM outputs toggle at compare match with GRB3, GRA4, GRB4, and TCNT3 respectively, and all toggle when the counter is cleared.




Figure 8-32 Operation in Reset-Synchronized PWM Mode (Example) $(when\ OLS3 = OLS4 = 1)$

For the settings and operation when reset-synchronized PWM mode and buffer mode are both selected, see section 8.4.8, Buffering.

8.4.6 Complementary PWM Mode

In complementary PWM mode channels 3 and 4 are combined to output three pairs of complementary, non-overlapping PWM waveforms.

When complementary PWM mode is selected TIOCA $_3$, TIOCB $_4$, TIOCA $_4$, TOCXA $_4$, TIOCB $_4$, and TOCXB $_4$ automatically become PWM output pins, and TCNT3 and TCNT4 function as up/down-counters.

Table 8-7 lists the PWM output pins. Table 8-8 summarizes the register settings.

Table 8-7 Output Pins in Complementary PWM Mode

Channel	Output Pin	Description
3	TIOCA ₃	PWM output 1
	TIOCB ₃	PWM output 1´ (non-overlapping complementary waveform to PWM output 1)
4	TIOCA ₄	PWM output 2
	TOCXA ₄	PWM output 2' (non-overlapping complementary waveform to PWM output 2)
	TIOCB ₄	PWM output 3
	TOCXB ₄	PWM output 3' (non-overlapping complementary waveform to PWM output 3)

Table 8-8 Register Settings in Complementary PWM Mode

Register	Setting
TCNT3	Initially specifies the non-overlap margin (difference to TCNT4)
TCNT4	Initially set to H'0000
GRA3	Specifies the upper limit value of TCNT3 minus 1
GRB3	Specifies a transition point of PWM waveforms output from TIOCA ₃ and TIOCB ₃
GRA4	Specifies a transition point of PWM waveforms output from TIOCA ₄ and TOCXA ₄
GRB4	Specifies a transition point of PWM waveforms output from TIOCB ₄ and TOCXB ₄

Setup Procedure for Complementary PWM Mode: Figure 8-33 shows a sample procedure for setting up complementary PWM mode.




Figure 8-33 Setup Procedure for Complementary PWM Mode (Example)

Clearing Complementary PWM Mode: Figure 8-34 shows a sample procedure for clearing complementary PWM mode.




Figure 8-34 Clearing Procedure for Complementary PWM Mode (Example)

Examples of Complementary PWM Mode: Figure 8-35 shows an example of operation in complementary PWM mode. TCNT3 and TCNT4 operate as up/down-counters, counting down from compare match between TCNT3 and GRA3 and counting up from the point at which TCNT4 underflows. During each up-and-down counting cycle, PWM waveforms are generated by compare match with general registers GRB3, GRA4, and GRB4. Since TCNT3 is initially set to a higher value than TCNT4, compare match events occur in the sequence TCNT3, TCNT4, TCNT4, TCNT3.




Figure 8-35 Operation in Complementary PWM Mode (Example 1) (when OLS3 = OLS4 = 1)

Figure 8-36 shows examples of waveforms with 0% and 100% duty cycles (in one phase) in complementary PWM mode. In this example the outputs change at compare match with GRB3, so waveforms with duty cycles of 0% or 100% can be output by setting GRB3 to a value larger than GRA3. The duty cycle can be changed easily during operation by use of the buffer registers. For further information see section 8.4.8, Buffering.




Figure 8-36 Operation in Complementary PWM Mode (Example 2) (when OLS3 = OLS4 = 1)

In complementary PWM mode, TCNT3 and TCNT4 overshoot and undershoot at the transitions between up-counting and down-counting. The setting conditions for the IMFA bit in channel 3 and the OVF bit in channel 4 differ from the usual conditions. In buffered operation the buffer transfer conditions also differ. Timing diagrams are shown in figures 8-37 and 8-38.




Figure 8-37 Overshoot Timing




Figure 8-38 Undershoot Timing

In channel 3, IMFA is set to 1 only during up-counting. In channel 4, OVF is set to 1 only when an underflow occurs. When buffering is selected, buffer register contents are transferred to the general register at compare match A3 during up-counting, and when TCNT4 underflows.

General Register Settings in Complementary PWM Mode: When setting up general registers for complementary PWM mode or changing their settings during operation, note the following points.

Initial settings

Do not set values from H'0000 to T-1 (where T is the initial value of TCNT3). After the counters start and the first compare match A3 event has occurred, however, settings in this range also become possible.

Changing settings

Use the buffer registers. Correct waveform output may not be obtained if a general register is written to directly.

Cautions on changes of general register settings

Figure 8-39 shows six correct examples and one incorrect example.




Figure 8-39 Changing a General Register Setting by Buffer Transfer (Example 1)

— Buffer transfer at transition from up-counting to down-counting

If the general register value is in the range from GRA3 - T + 1 to GRA3, do not transfer a buffer register value outside this range. Conversely, if the general register value is outside this range, do not transfer a value within this range. See figure 8-40.




Figure 8-40 Changing a General Register Setting by Buffer Transfer (Caution 1)

— Buffer transfer at transition from down-counting to up-counting

If the general register value is in the range from H'0000 to T-1, do not transfer a buffer register value outside this range. Conversely, when a general register value is outside this range, do not transfer a value within this range. See figure 8-41.




Figure 8-41 Changing a General Register Setting by Buffer Transfer (Caution 2)

— General register settings outside the counting range (H'0000 to GRA3)

Waveforms with a duty cycle of 0% or 100% can be output by setting a general register to a value outside the counting range. When a buffer register is set to a value outside the counting range, then later restored to a value within the counting range, the counting direction (up or down) must be the same both times. See figure 8-42.




Figure 8-42 Changing a General Register Setting by Buffer Transfer (Example 2)

Settings can be made in this way by detecting GRA3 compare match or TCNT4 underflow before writing to the buffer register.

8.4.7 Phase Counting Mode

In phase counting mode the phase difference between two external clock inputs (at the TCLKA and TCLKB pins) is detected, and TCNT2 counts up or down accordingly.

In phase counting mode, the TCLKA and TCLKB pins automatically function as external clock input pins and TCNT2 becomes an up/down-counter, regardless of the settings of bits TPSC2 to TPSC0, CKEG1, and CKEG0 in TCR2. Settings of bits CCLR1, CCLR0 in TCR2, and settings in TIOR2, TIER2, TSR2, GRA2, and GRB2 are valid. The input capture and output compare functions can be used, and interrupts can be generated.

Phase counting is available only in channel 2.

Sample Setup Procedure for Phase Counting Mode: Figure 8-43 shows a sample procedure for setting up phase counting mode.




Figure 8-43 Setup Procedure for Phase Counting Mode (Example)

Example of Phase Counting Mode: Figure 8-44 shows an example of operations in phase counting mode. Table 8-9 lists the up-counting and down-counting conditions for TCNT2.

In phase counting mode both the rising and falling edges of TCLKA and TCLKB are counted. The phase difference between TCLKA and TCLKB must be at least 1.5 states, the phase overlap must also be at least 1.5 states, and the pulse width must be at least 2.5 states. See figure 8-45.





Figure 8-44 Operation in Phase Counting Mode (Example)

Table 8-9 Up/Down Counting Conditions

Counting Direction	Up-Co	unting	Down-Counting								
TCLKB	<u>_</u>	High	Ţ	Low	High	Ł	Low				
TCLKA	Low	•	High	7	7	Low	F	High			



Figure~8-45~~Phase~Difference, Overlap, and~Pulse~Width~in~Phase~Counting~Mode

8.4.8 Buffering

Buffering operates differently depending on whether a general register is an output compare register or an input capture register, with further differences in reset-synchronized PWM mode and complementary PWM mode. Buffering is available only in channels 3 and 4. Buffering operations under the conditions mentioned above are described next.

• General register used for output compare

The buffer register value is transferred to the general register at compare match. See figure 8-46.




Figure 8-46 Compare Match Buffering

• General register used for input capture

The TCNT value is transferred to the general register at input capture. The previous general register value is transferred to the buffer register.

See figure 8-47.




Figure 8-47 Input Capture Buffering

Complementary PWM mode

The buffer register value is transferred to the general register when TCNT3 and TCNT4 change counting direction. This occurs at the following two times:

- When TCNT3 matches GRA3
- When TCNT4 underflows
- Reset-synchronized PWM mode

The buffer register value is transferred to the general register at compare match A3.

Sample Buffering Setup Procedure: Figure 8-48 shows a sample buffering setup procedure.




Figure 8-48 Buffering Setup Procedure (Example)

Examples of Buffering: Figure 8-49 shows an example in which GRA is set to function as an output compare register buffered by BRA, TCNT is set to operate as a periodic counter cleared by GRB compare match, and TIOCA and TIOCB are set to toggle at compare match A and B. Because of the buffer setting, when TIOCA toggles at compare match A, the BRA value is simultaneously transferred to GRA. This operation is repeated each time compare match A occurs. Figure 8-50 shows the transfer timing.




Figure 8-49 Register Buffering (Example 1: Buffering of Output Compare Register)




Figure 8-50 Compare Match and Buffer Transfer Timing (Example)

Figure 8-51 shows an example in which GRA is set to function as an input capture register buffered by BRA, and TCNT is cleared by input capture B. The falling edge is selected as the input capture edge at TIOCB. Both edges are selected as input capture edges at TIOCA. Because of the buffer setting, when the TCNT value is captured into GRA at input capture A, the previous GRA value is simultaneously transferred to BRA. Figure 8-52 shows the transfer timing.




Figure 8-51 Register Buffering (Example 2: Buffering of Input Capture Register)




Figure 8-52 Input Capture and Buffer Transfer Timing (Example)

Figure 8-53 shows an example in which GRB3 is buffered by BRB3 in complementary PWM mode. Buffering is used to set GRB3 to a higher value than GRA3, generating a PWM waveform with 0% duty cycle. The BRB3 value is transferred to GRB3 when TCNT3 matches GRA3, and when TCNT4 underflows.




Figure 8-53 Register Buffering (Example 4: Buffering in Complementary PWM Mode)

8.4.9 ITU Output Timing

The ITU outputs from channels 3 and 4 can be disabled by bit settings in TOER or by an external trigger, or inverted by bit settings in TOCR.

Timing of Enabling and Disabling of ITU Output by TOER: In this example an ITU output is disabled by clearing a master enable bit to 0 in TOER. An arbitrary value can be output by appropriate settings of the data register (DR) and data direction register (DDR) of the corresponding input/output port. Figure 8-54 illustrates the timing of the enabling and disabling of ITU output by TOER.




Figure 8-54 Timing of Disabling of ITU Output by Writing to TOER (Example)

Timing of Disabling of ITU Output by External Trigger: If the XTGD bit is cleared to 0 in TOCR in reset-synchronized PWM mode or complementary PWM mode, when an input capture A signal occurs in channel 1, the master enable bits are cleared to 0 in TOER, disabling ITU output. Figure 8-55 shows the timing.




Figure 8-55 Timing of Disabling of ITU Output by External Trigger (Example)

Timing of Output Inversion by TOCR: The output levels in reset-synchronized PWM mode and complementary PWM mode can be inverted by inverting the output level select bits (OLS4 and OLS3) in TOCR. Figure 8-56 shows the timing.




Figure 8-56 Timing of Inverting of ITU Output Level by Writing to TOCR (Example)

8.5 Interrupts

The ITU has two types of interrupts: input capture/compare match interrupts, and overflow interrupts.

8.5.1 Setting of Status Flags

Timing of Setting of IMFA and IMFB at Compare Match: IMFA and IMFB are set to 1 by a compare match signal generated when TCNT matches a general register (GR). The compare match signal is generated in the last state in which the values match (when TCNT is updated from the matching count to the next count). Therefore, when TCNT matches a general register, the compare match signal is not generated until the next timer clock input. Figure 8-57 shows the timing of the setting of IMFA and IMFB.




Figure 8-57 Timing of Setting of IMFA and IMFB by Compare Match

Timing of Setting of IMFA and IMFB by Input Capture: IMFA and IMFB are set to 1 by an input capture signal. The TCNT contents are simultaneously transferred to the corresponding general register. Figure 8-58 shows the timing.




Figure 8-58 Timing of Setting of IMFA and IMFB by Input Capture

Timing of Setting of Overflow Flag (OVF): OVF is set to 1 when TCNT overflows from H'FFFF to H'0000 or underflows from H'0000 to H'FFFF. Figure 8-59 shows the timing.




Figure 8-59 Timing of Setting of OVF

8.5.2 Clearing of Status Flags

If the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 8-60 shows the timing.




Figure 8-60 Timing of Clearing of Status Flags

8.5.3 Interrupt Sources

Each ITU channel can generate a compare match/input capture A interrupt, a compare match/input capture B interrupt, and an overflow interrupt. In total there are 15 interrupt sources, all independently vectored. An interrupt is requested when the interrupt request flag and interrupt enable bit are both set to 1.

The priority order of the channels can be modified in interrupt priority registers A and B (IPRA and IPRB). For details see section 5, Interrupt Controller.

Table 8-10 lists the interrupt sources.

Table 8-10 ITU Interrupt Sources

Channel	Interrupt Source	Description	Driority*
Channel		Description	Priority*
0	IMIA0	Compare match/input capture A0	High
	IMIB0	Compare match/input capture B0	A
	OVI0	Overflow 0	
1	IMIA1	Compare match/input capture A1	
	IMIB1	Compare match/input capture B1	
	OVI1	Overflow 1	
2	IMIA2	Compare match/input capture A2	
	IMIB2	Compare match/input capture B2	
	OVI2	Overflow 2	
3	IMIA3	Compare match/input capture A3	_
	IMIB3	Compare match/input capture B3	
	OVI3	Overflow 3	
4	IMIA4	Compare match/input capture A4	
	IMIB4	Compare match/input capture B4	
	OVI4	Overflow 4	Low

Note: *The priority immediately after a reset is indicated. Inter-channel priorities can be changed by settings in IPRA and IPRB.

8.6 Usage Notes

This section describes contention and other matters requiring special attention during ITU operations.

Contention between TCNT Write and Clear: If a counter clear signal occurs in the T₃ state of a TCNT write cycle, clearing of the counter takes priority and the write is not performed. See figure 8-61.




Figure 8-61 Contention between TCNT Write and Clear

Contention between TCNT Word Write and Increment: If an increment pulse occurs in the T_3 state of a TCNT word write cycle, writing takes priority and TCNT is not incremented. See figure 8-62.




Figure 8-62 Contention between TCNT Word Write and Increment

Contention between TCNT Byte Write and Increment: If an increment pulse occurs in the T_2 or T_3 state of a TCNT byte write cycle, writing takes priority and TCNT is not incremented. The TCNT byte that was not written retains its previous value. See figure 8-63, which shows an increment pulse occurring in the T_2 state of a byte write to TCNTH.




Figure 8-63 Contention between TCNT Byte Write and Increment

Contention between General Register Write and Compare Match: If a compare match occurs in the T_3 state of a general register write cycle, writing takes priority and the compare match signal is inhibited. See figure 8-64.




Figure 8-64 Contention between General Register Write and Compare Match

Contention between TCNT Write and Overflow or Underflow: If an overflow occurs in the T_3 state of a TCNT write cycle, writing takes priority and the counter is not incremented. OVF is set to 1.The same holds for underflow. See figure 8-65.




Figure 8-65 Contention between TCNT Write and Overflow

Contention between General Register Read and Input Capture: If an input capture signal occurs during the T_3 state of a general register read cycle, the value before input capture is read. See figure 8-66.




Figure 8-66 Contention between General Register Read and Input Capture

Contention between Counter Clearing by Input Capture and Counter Increment: If an input capture signal and counter increment signal occur simultaneously, the counter is cleared according to the input capture signal. The counter is not incremented by the increment signal. The value before the counter is cleared is transferred to the general register. See figure 8-67.




Figure 8-67 Contention between Counter Clearing by Input Capture and Counter Increment

Contention between General Register Write and Input Capture: If an input capture signal occurs in the T_3 state of a general register write cycle, input capture takes priority and the write to the general register is not performed. See figure 8-68.




Figure 8-68 Contention between General Register Write and Input Capture

Note on Waveform Period Setting: When a counter is cleared by compare match, the counter is cleared in the last state at which the TCNT value matches the general register value, at the time when this value would normally be updated to the next count. The actual counter frequency is therefore given by the following formula:

$$f = \frac{\emptyset}{(N+1)}$$

(f: counter frequency. \emptyset : system clock frequency. N: value set in general register.)

Contention between Buffer Register Write and Input Capture: If a buffer register is used for input capture buffering and an input capture signal occurs in the T_3 state of a write cycle, input capture takes priority and the write to the buffer register is not performed. See figure 8-69.





Figure 8-69 Contention between Buffer Register Write and Input Capture

Note on Synchronous Preset: When channels are synchronized, if a TCNT value is modified by byte write access, all 16 bits of all synchronized counters assume the same value as the counter that was addressed.

(Example) When channels 2 and 3 are synchronized

• Byte write to channel 2 or byte write to channel 3



Note on Setup of Reset-Synchronized PWM Mode and Complementary PWM Mode: When setting bits CMD1 and CMD0 in TFCR, take the following precautions:

- Write to bits CMD1 and CMD0 only when TCNT3 and TCNT4 are stopped.
- Do not switch directly between reset-synchronized PWM mode and complementary PWM mode. First switch to normal mode (by clearing bit CMD1 to 0), then select resetsynchronized PWM mode or complementary PWM mode.

ITU Operating Modes

Table 8-11 (a) ITU Operating Modes (Channel 0)

		Register Settings													
		TSNC		TMD	R		TFCR		TO	OCR	TOER	TIC	DR0	TCR	0
Operatir	ng Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer-	XTGD	Output Level Select	Master Enable	IOA	ЮВ	Clear Select	Clock Select
Synchro	nous preset	SYNC0 = 1	_	_	0	_	_	_	_	_	_	0	0	0	0
PWM mo	ode	0	_	_	PWM0 = 1	_	_	_	_	_	_	-*	o*	0	0
Output c	ompare A	0	-	-	PWM0 = 0	_	_	-	_	-	-	IOA2 = 0 Other bits unrestricted	0	0	0
Output c	ompare B	0	_	_	0	-	-	_	_	_	-	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	oture A	0	_	_	PWM0 = 0	-	-	_	_	_	_	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	oture B	0	_	_	PWM0 = 0	-	-	_	_	_	-	0	IOB2 = 1 Other bits unrestricted	0	0
	By compare match/input capture A	0	-	-	0	_	_	-	-	_	_	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	_	_	0	_	_	_	_	_	_	0	0	CCLR1 = 1 CCLR0 = 0	0
	Syn- chronous clear	SYNC0 = 1	_	_	0	_	_	_	_	_	_	0	0	CCLR1 = 1 CCLR0 = 1	0

Legend: o Setting available (valid). — Setting does not affect this mode.

Note: * The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

Table 8-11 (b) ITU Operating Modes (Channel 1)

								Registe	r Settin	gs					
		TSNC		TMD	R		TFCR		TO	OCR	TOER	TIC	DR1	TCR	1
Operating Mode		Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer-	XTGD	Output Level Select	Master Enable	IOA	ЮВ	Clear Select	Clock Select
Synchro	nous preset	SYNC1 = 1	_	_	0	_	_	_	_	_	_	0	0	0	0
PWM mo	ode	0	_	_	PWM1 = 1	_	_	_	_	_	_	_	o*1	0	0
Output c	ompare A	0	-	-	PWM1 = 0	_	_	-	-	-	-	IOA2 = 0 Other bits unrestricted	0	0	0
Output c	ompare B	0	-	-	0	-	-	_	-	-	-	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	oture A	0	_	-	PWM1 = 0	_	_	_	o*2	_	_	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	oture B	0	_	-	PWM1 = 0	_	_	-	-	_	_	0	IOB2 = 1 Other bits unrestricted	0	0
	By compare match/input capture A	0	_	-	0	_	_	-	-	_	_	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	_	-	0	_	_	_	_	_	_	0	0	CCLR1 = 1 CCLR0 = 0	0
	Syn- chronous clear	SYNC1 = 1	_	-	0	_	_	_	_	_	-	0	0	CCLR1 = 1 CCLR0 = 1	0

Legend: o Setting available (valid). — Setting does not affect this mode.

Notes: 1. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

2. Valid only when channels 3 and 4 are operating in complementary PWM mode or reset-synchronized PWM mode.

Table 8-11 (c) ITU Operating Modes (Channel 2)

								Registe	r Settin	gs					
		TSNC		TMD	R		TFCR		TO	OCR	TOER	TIC	DR2	TCR	2
Operatir	ng Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer-	XTGD	Output Level Select	Master Enable	IOA	ЮВ	Clear Select	Clock Select
Synchro	nous preset	SYNC2 = 1	0	_	0	_	_	_	_	_	_	0	0	0	0
PWM mo	ode	0	0	_	PWM2 = 1	_	_	_	_	_	_	_	o*	0	0
Output c	ompare A	0	0	-	PWM2 = 0	_	_	-	_	-	-	IOA2 = 0 Other bits unrestricted	0	0	0
Output c	ompare B	0	0	-	0	_	-	_	_	-	_	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	oture A	0	_	_	PWM2 = 0	_	-	-	-	-	_	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	oture B	0	_	_	PWM2 = 0	_	_	_	_	_	_	0	IOB2 = 1 Other bits unrestricted	0	0
	By compare match/input capture A	0	0	_	0	_	_	_	_	_	_	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	0	_	0	_	_	_	_	_	_	0	0	CCLR1 = 1 CCLR0 = 0	
	Syn- chronous clear	SYNC2 = 1	0	_	0	_	_	_	_	_	_	0	0	CCLR1 = 1 CCLR0 = 1	0
Phase co	ounting	0	MDF = 1	0	0	-	_	-	-	_	_	0	0	0	-

Legend: o Setting available (valid). — Setting does not affect this mode.

Note: *The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

Table 8-11 (d) ITU Operating Modes (Channel 3)

		Regi													
		TSNC		TMDF	₹		TFCR		TC	OCR	TOER	TIC	R3	TCR	13
Operatin	g Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffering	XTGD	Output Level Select	Master Enable	IOA	IOB	Clear Select	Clock Select
Synchron	nous preset	SYNC3 = 1	_	_	0	o*3	0	0	_	_	o*1	0	0	0	0
PWM mo	de	0	_	_	PWM3 = 1	CMD1 = 0	CMD1 = 0	0	_	_	0	_	o*2	0	0
Output co	ompare A	0	-	-	PWM3 = 0	CMD1 = 0	CMD1 = 0	0	-	-	0	IOA2 = 0 Other bits unrestricted	0	0	0
Output co	ompare B	0	-	-	0	CMD1 = 0	CMD1 = 0	0	-	-	0	0	IOB2 = 0 Other bits unrestricted		0
Input cap	ture A	0	-	_	PWM3 = 0	CMD1 = 0	CMD1 = 0	0	_	_	EA3 ignored Other bits unrestricted	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	ture B	0	_	_	PWM3 = 0	CMD1 = 0	CMD1 = 0	0	_	_	EA3 ignored Other bits unrestricted	0	IOA2 = 1 Other bits unrestricted	-	0
Counter clearing	By compare match/input capture A	0	_	_	0	Illegal setting: CMD1 = 1 CMD0 = 0	o*4	0	_	_	o*1	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	_	_	0	CMD1 = 0	CMD1 = 0	0	_	_	o*1	0	0	CCLR1 = 1 CCLR0 = 0	0
	Syn- chronous clear	SYNC3 = 1	-	_	0	Illegal setting: CMD1 = 1 CMD0 = 0	0	0	_	_	o*1	0	0	CCLR1 = 1 CCLR0 = 1	0
Complem PWM mo		o*3	_	-	_	CMD1 = 1 CMD0 = 0	CMD1 = 1 CMD0 = 0	0	o*6	0	0	-	-	CCLR1 = 0 CCLR0 = 0	o*5
Reset-sy PWM mo	nchronized ide	0	_	-	_	CMD1 = 1 CMD0 = 1	CMD1 = 1 CMD0 = 1	0	o*6	0	0	_	_	CCLR1 = 0 CCLR0 = 1	0
Buffering (BRA)		0	_		0	0	0	BFA3 = 1 Other bits unrestricted	_		o*1	0	0	0	0
Buffering (BRB)		0	_	_	0	0	0	BFB3 = 1 Other bits unrestricted	-	_	o*1	0	0	0	0

Legend: o Setting available (valid). — Setting does not affect this mode.

Notes: 1. Master enable bit settings are valid only during waveform output.
2. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.
3. Do not set both channels 3 and 4 for synchronous operation when complementary PWM mode is selected.
4. The counter cannot be cleared by input capture A when reset-synchronized PWM mode is selected.
5. In complementary PWM mode, select the same clock source for channels 3 and 4.
6. Use the input capture A function in channel 1.

Table 8-11 (e) ITU Operating Modes (Channel 4)

								Register S	ettings						
		TSNC		TMDF	l		TFCR		TC	OCR	TOER	TIC	DR4	TCF	R4
Operatin	g Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffering	XTGD	Output Level Select	Master Enable	IOA	IOB	Clear Select	Clock Select
Synchron	nous preset	SYNC4 = 1	_	_	0	0*3	0	0	_	_	o*1	0	0	0	0
PWM mo	de	0	_	_	PWM4 = 1	CMD1 = 0	CMD1 = 0	0	_	_	0	_	o*2	0	0
Output co	ompare A	0	-	_	PWM4 = 0	CMD1 = 0	CMD1 = 0	0	-	_	0	IOA2 = 0 Other bits unrestricted	0	0	0
Output co	ompare B	0	_	_	0	CMD1 = 0	CMD1 = 0	0	-	_	0	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	ture A	0	-	_	PWM4 = 0	CMD1 = 0	CMD1 = 0	0	-	_	EA4 ignored Other bits unrestricted	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	ture B	0	-	_	PWM4 = 0	CMD1 = 0	CMD1 = 0	0	_	_	EB4 ignored Other bits unrestricted	0	IOB2 = 1 Other bits unrestricted	-	0
Counter clearing	By compare match/input capture A	0	_	-	0	Illegal setting: CMD1 = 1 CMD0 = 0	o*4	0	_	_	o*1	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	-	_	0	Illegal setting: CMD1 = 1 CMD0 = 0	o*4	0	-	_	o*1	0	0	CCLR1 = 1 CCLR0 = 0	0
	Syn- chronous clear	SYNC4 = 1	_	_	0	Illegal setting: CMD1 = 1 CMD0 = 0	o*4	0	-	_	o*1	0	0	CCLR1 = 1 CCLR0 = 1	0
Complem PWM mo		o*3	_	_	_	CMD1 = 1 CMD0 = 0	CMD1 = 1 CMD0 = 0	0	0	0	0	-		CCLR1 = 0 CCLR0 = 0	o*5
Reset-syl	nchronized ide	0	-	_	_	CMD1 = 1 CMD0 = 1	CMD1 = 1 CMD0 = 1	0	0	0	0	_	-	o*6	o*6
Buffering (BRA)		0		_	0	O	0	BFA4 = 1 Other bits unrestricted	_ i	-	o*1	0	0	0	0
Buffering (BRB)		0	_	_	0	0	0	BFB4 = 1 Other bits unrestricted	_ i	_	o*1	0	0	0	0

Legend: o Setting available (valid). — Setting does not affect this mode.

Notes: 1. Master enable bit settings are valid only during waveform output.

2. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

3. Do not set both channels 3 and 4 for synchronous operation when complementary PWM mode is selected.

4. When reset-synchronized PWM mode is selected, TCNT4 operates independently and the counter clearing function is available. Waveform output is not affected.

5. In complementary PWM mode, select the same clock source for channels 3 and 4.

6. TCR4 settings are valid in reset-synchronized PWM mode, but TCNT4 operates independently, without affecting waveform output.

Section 9 Programmable Timing Pattern Controller

9.1 Overview

The H8/3032 Series has a built-in programmable timing pattern controller (TPC) that provides pulse outputs by using the 16-bit integrated timer-pulse unit (ITU) as a time base. The TPC pulse outputs are divided into 4-bit groups (group 3 to group 0) that can operate simultaneously and independently.

9.1.1 Features

TPC features are listed below.

16-bit output data

Maximum 16-bit data can be output. TPC output can be enabled on a bit-by-bit basis.

Four output groups

Output trigger signals can be selected in 4-bit groups to provide up to four different 4-bit outputs.

• Selectable output trigger signals

Output trigger signals can be selected for each group from the compare-match signals of four ITU channels.

Non-overlap mode

A non-overlap margin can be provided between pulse outputs.

9.1.2 Block Diagram

Figure 9-1 shows a block diagram of the TPC.




Figure 9-1 TPC Block Diagram

9.1.3 TPC Pins

Table 9-1 summarizes the TPC output pins.

Table 9-1 TPC Pins

Name	Symbol	I/O	Function
TPC output 0	TP ₀	Output	Group 0 pulse output
TPC output 1	TP ₁	Output	_
TPC output 2	TP ₂	Output	_
TPC output 3	TP ₃	Output	
TPC output 4	TP ₄	Output	Group 1 pulse output
TPC output 5	TP ₅	Output	_
TPC output 6	TP ₆	Output	_
TPC output 7	TP ₇	Output	
TPC output 8	TP ₈	Output	Group 2 pulse output
TPC output 9	TP ₉	Output	-
TPC output 10	TP ₁₀	Output	
TPC output 11	TP ₁₁	Output	
TPC output 12	TP ₁₂	Output	Group 3 pulse output
TPC output 13	TP ₁₃	Output	-
TPC output 14	TP ₁₄	Output	-
TPC output 15	TP ₁₅	Output	

9.1.4 Registers

Table 9-2 summarizes the TPC registers.

Table 9-2 TPC Registers

Address*1	Name	Abbreviation	R/W	Initial Value
H'FFD1	Port A data direction register	PADDR	W	H'00
H'FFD3	Port A data register	PADR	R/(W)*2	H'00
H'FFD4	Port B data direction register	PBDDR	W	H'00
H'FFD6	Port B data register	PBDR	R/(W)*2	H'00
H'FFA0	TPC output mode register	TPMR	R/W	H'F0
H'FFA1	TPC output control register	TPCR	R/W	H'FF
H'FFA2	Next data enable register B	NDERB	R/W	H'00
H'FFA3	Next data enable register A	NDERA	R/W	H'00
H'FFA5/ H'FFA7*3	Next data register A	NDRA	R/W	H'00
H'FFA4 H'FFA6* ³	Next data register B	NDRB	R/W	H'00

Notes: 1. Lower 16 bits of the address.

- 2. Bits used for TPC output cannot be written.
- 3. The NDRA address is H'FFA5 when the same output trigger is selected for TPC output groups 0 and 1 by settings in TPCR. When the output triggers are different, the NDRA address is H'FFA7 for group 0 and H'FFA5 for group 1. Similarly, the address of NDRB is H'FFA4 when the same output trigger is selected for TPC output groups 2 and 3 by settings in TPCR. When the output triggers are different, the NDRB address is H'FFA6 for group 2 and H'FFA4 for group 3.

9.2 Register Descriptions

9.2.1 Port A Data Direction Register (PADDR)

PADDR is an 8-bit write-only register that selects input or output for each pin in port A.


Bit	7	6	5	4	3	2	1	0
	PA ₇ DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA ₃ DDR	PA ₂ DDR	PA ₁ DDR	PA ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port A data direction 7 to 0
These bits select input or output for port A pins

Port A is multiplexed with pins TP₇ to TP₀. Bits corresponding to pins used for TPC output must be set to 1. For further information about PADDR, see section 7.10, Port A.

9.2.2 Port A Data Register (PADR)

PADR is an 8-bit readable/writable register that stores TPC output data for groups 0 and 1, when these TPC output groups are used.




Note: * Bits selected for TPC output by NDERA settings become read-only bits.

For further information about PADR, see section 7.10, Port A.

9.2.3 Port B Data Direction Register (PBDDR)


PBDDR is an 8-bit write-only register that selects input or output for each pin in port B.



Port B is multiplexed with pins TP_{15} to TP_8 . Bits corresponding to pins used for TPC output must be set to 1. For further information about PBDDR, see section 7.11, Port B.

9.2.4 Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores TPC output data for groups 2 and 3, when these TPC output groups are used.



Note: * Bits selected for TPC output by NDERB settings become read-only bits.

For further information about PBDR, see section 7.11, Port B.


9.2.5 Next Data Register A (NDRA)


NDRA is an 8-bit readable/writable register that stores the next output data for TPC output groups 1 and 0 (pins TP₇ to TP₀). During TPC output, when an ITU compare match event specified in TPCR occurs, NDRA contents are transferred to the corresponding bits in PADR. The address of NDRA differs depending on whether TPC output groups 0 and 1 have the same output trigger or different output triggers.

NDRA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Same Trigger for TPC Output Groups 0 and 1: If TPC output groups 0 and 1 are triggered by the same compare match event, the NDRA address is H'FFA5. The upper 4 bits belong to group 1 and the lower 4 bits to group 0. Address H'FFA7 consists entirely of reserved bits that cannot be modified and always read 1.


Address H'FFA5






Different Triggers for TPC Output Groups 0 and 1: If TPC output groups 0 and 1 are triggered by different compare match events, the address of the upper 4 bits of NDRA (group 1) is H'FFA5 and the address of the lower 4 bits (group 0) is H'FFA7. Bits 3 to 0 of address H'FFA5 and bits 7 to 4 of address H'FFA7 are reserved bits that cannot be modified and always read 1.

Address H'FFA5






9.2.6 Next Data Register B (NDRB)


NDRB is an 8-bit readable/writable register that stores the next output data for TPC output groups 3 and 2 (pins TP₁₅ to TP₈). During TPC output, when an ITU compare match event specified in TPCR occurs, NDRB contents are transferred to the corresponding bits in PBDR. The address of NDRB differs depending on whether TPC output groups 2 and 3 have the same output trigger or different output triggers.

NDRB is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Same Trigger for TPC Output Groups 2 and 3: If TPC output groups 2 and 3 are triggered by the same compare match event, the NDRB address is H'FFA4. The upper 4 bits belong to group 3 and the lower 4 bits to group 2. Address H'FFA6 consists entirely of reserved bits that cannot be modified and always read 1.


Address H'FFA4






Different Triggers for TPC Output Groups 2 and 3: If TPC output groups 2 and 3 are triggered by different compare match events, the address of the upper 4 bits of NDRB (group 3) is H'FFA4 and the address of the lower 4 bits (group 2) is H'FFA6. Bits 3 to 0 of address H'FFA4 and bits 7 to 4 of address H'FFA6 are reserved bits that cannot be modified and always read 1.


Address H'FFA4





9.2.7 Next Data Enable Register A (NDERA)

NDERA is an 8-bit readable/writable register that enables or disables TPC output groups 1 and 0 (TP_7 to TP_0) on a bit-by-bit basis.



These bits enable or disable TPC output groups 1 and 0

If a bit is enabled for TPC output by NDERA, then when the ITU compare match event selected in the TPC output control register (TPCR) occurs, the NDRA value is automatically transferred to the corresponding PADR bit, updating the output value. If TPC output is disabled, the bit value is not transferred from NDRA to PADR and the output value does not change.


NDERA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0): These bits enable or disable TPC output groups 1 and 0 (TP_7 to TP_0) on a bit-by-bit basis.

Bits 7 to 0 NDER7 to NDER0	Description	
0	TPC outputs TP_7 to TP_0 are disabled (NDR7 to NDR0 are not transferred to PA_7 to PA_0)	(Initial value)
1	TPC outputs TP_7 to TP_0 are enabled (NDR7 to NDR0 are transferred to PA_7 to PA_0)	

9.2.8 Next Data Enable Register B (NDERB)

NDERB is an 8-bit readable/writable register that enables or disables TPC output groups 3 and 2 (TP_{15} to TP_8) on a bit-by-bit basis.



Next data enable 15 to 8
These bits enable or disable
TPC output groups 3 and 2

If a bit is enabled for TPC output by NDERB, then when the ITU compare match event selected in the TPC output control register (TPCR) occurs, the NDRB value is automatically transferred to the corresponding PBDR bit, updating the output value. If TPC output is disabled, the bit value is not transferred from NDRB to PBDR and the output value does not change.


NDERB is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits enable or disable TPC output groups 3 and 2 (TP_{15} to TP_{8}) on a bit-by-bit basis.

Bits 7 to 0 NDER15 to NDER8	Description	
0	TPC outputs TP_{15} to TP_8 are disabled (NDR15 to NDR8 are not transferred to PB_7 to PB_0)	(Initial value)
1	TPC outputs TP ₁₅ to TP ₈ are enabled (NDR15 to NDR8 are transferred to PB ₇ to PB ₀)	

9.2.9 TPC Output Control Register (TPCR)

TPCR is an 8-bit readable/writable register that selects output trigger signals for TPC outputs on a group-by-group basis.



TPCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0): These bits select the compare match event that triggers TPC output group 3 (TP_{15} to TP_{12}).

Bit 7 G3CMS1	Bit 6 G3CMS0	Description
0	0	TPC output group 3 (TP $_{15}$ to TP $_{12}$) is triggered by compare match in ITU channel 0
	1	TPC output group 3 (TP $_{15}$ to TP $_{12}$) is triggered by compare match in ITU channel 1
1	0	TPC output group 3 (TP $_{15}$ to TP $_{12}$) is triggered by compare match in ITU channel 2
	1	TPC output group 3 (TP ₁₅ to TP ₁₂) is triggered by compare match in ITU channel 3 (Initial value)

Bits 5 and 4—Group 2 Compare Match Select 1 and 0 (G2CMS1, G2CMS0): These bits select the compare match event that triggers TPC output group 2 (TP₁₁ to TP₈).

Bit 5 G2CMS1	Bit 4 G2CMS0	Description
0	0	TPC output group 2 (TP $_{11}$ to TP $_{8}$) is triggered by compare match in ITU channel 0
	1	TPC output group 2 (TP $_{11}$ to TP $_{8}$) is triggered by compare match in ITU channel 1
1	0	TPC output group 2 (TP $_{11}$ to TP $_{8}$) is triggered by compare match in ITU channel 2
	1	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 3

Bits 3 and 2—Group 1 Compare Match Select 1 and 0 (G1CMS1, G1CMS0): These bits select the compare match event that triggers TPC output group 1 (TP₇ to TP₄).


Bit 3 G1CMS1	Bit 2 G1CMS0	Description	
0	0	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare r channel 0	match in ITU
	1	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare r channel 1	match in ITU
1	0	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare r channel 2	match in ITU
	1	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare match in ITU channel 3	(Initial value)

Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0): These bits select the compare match event that triggers TPC output group 0 (TP_3 to TP_0).

Bit 1 G0CMS1	Bit 0 G0CMS0	Description		
0	0	TPC output group 0 (TP $_3$ to TP $_0$) is triggered by compare match in channel 0	in ITU	
	1	TPC output group 0 (TP $_3$ to TP $_0$) is triggered by compare match channel 1	in ITU	
1	0	TPC output group 0 (TP $_3$ to TP $_0$) is triggered by compare match in channel 2	in ITU	
	1	TPC output group 0 (TP ₃ to TP ₀) is triggered by compare match in ITU channel 3	tial value)	

9.2.10 TPC Output Mode Register (TPMR)

TPMR is an 8-bit readable/writable register that selects normal or non-overlapping TPC output for each group.



The output trigger period of a non-overlapping TPC output waveform is set in general register B (GRB) in the ITU channel selected for output triggering. The non-overlap margin is set in general register A (GRA). The output values change at compare match A and B. For details see section 9.3.4, Non-Overlapping TPC Output.

TPMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bit 3—Group 3 Non-Overlap (G3NOV): Selects normal or non-overlapping TPC output for group 3 (TP_{15} to TP_{12}).

Bit 3 G3NOV	/ Description			
0	Normal TPC output in group 3 (output values change at compare match A in the selected ITU channel)	(Initial value)		
1	Non-overlapping TPC output in group 3 (independent 1 and 0 output at compare match A and B in the selected ITU channel)			

Bit 2—Group 2 Non-Overlap (G2NOV): Selects normal or non-overlapping TPC output for group 2 (TP_{11} to TP_8).

Bit 2 G2NOV	Description	
0	Normal TPC output in group 2 (output values change at compare match A in the selected ITU channel)	(Initial value)
1 Non-overlapping TPC output in group 2 (independent 1 and 0 output at compare match A and B in the selected ITU channel)		

Bit 1—Group 1 Non-Overlap (G1NOV): Selects normal or non-overlapping TPC output for group 1 (TP₇ to TP₄).

Bit 1 G1NOV	Description	
0	Normal TPC output in group 1 (output values change at compare match A in the selected ITU channel)	(Initial value)
1	Non-overlapping TPC output in group 1 (independent 1 and 0 output at compare match A and B in the selected ITU channel)	

Bit 0—Group 0 Non-Overlap (**G0NOV**): Selects normal or non-overlapping TPC output for group 0 (TP_3 to TP_0).

Bit 0 G0NOV	Description	
0	Normal TPC output in group 0 (output values change at compare match A in the selected ITU channel)	(Initial value)
1	Non-overlapping TPC output in group 0 (independent 1 and 0 output at compare match A and B in the selected ITU channel)	

9.3 Operation

9.3.1 Overview

When corresponding bits in PADDR or PBDDR and NDERA or NDERB are set to 1, TPC output is enabled. The TPC output initially consists of the corresponding PADR or PBDR contents. When a compare-match event selected in TPCR occurs, the corresponding NDRA or NDRB bit contents are transferred to PADR or PBDR to update the output values.

Figure 9-2 illustrates the TPC output operation. Table 9-3 summarizes the TPC operating conditions.




Figure 9-2 TPC Output Operation

Table 9-3 TPC Operating Conditions

NDER	DDR	Pin Function
0 0 Generic input port		Generic input port
	1	Generic output port
1	0	Generic input port (but the DR bit is a read-only bit, and when compare match occurs, the NDR bit value is transferred to the DR bit)
	1	TPC pulse output

Sequential output of up to 16-bit patterns is possible by writing new output data to NDRA and NDRB before the next compare match. For information on non-overlapping operation, see section 9.3.4, Non-Overlapping TPC Output.

9.3.2 Output Timing

If TPC output is enabled, NDRA/NDRB contents are transferred to PADR/PBDR and output when the selected compare match event occurs. Figure 9-3 shows the timing of these operations for the case of normal output in groups 2 and 3, triggered by compare match A.




Figure 9-3 Timing of Transfer of Next Data Register Contents and Output (Example)

9.3.3 Normal TPC Output

Sample Setup Procedure for Normal TPC Output: Figure 9-4 shows a sample procedure for setting up normal TPC output.





Figure 9-4 Setup Procedure for Normal TPC Output (Example)

Example of Normal TPC Output (Example of Five-Phase Pulse Output): Figure 9-5 shows an example in which the TPC is used for cyclic five-phase pulse output.



- The ITU channel to be used as the output trigger channel is set up so that GRA is an output compare
 register and the counter will be cleared by compare match A. The trigger period is set in GRA.
 The IMIEA bit is set to 1 in TIER to enable the compare match A interrupt.
- H'F8 is written in PBDDR and NDERB, and bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 are set in TPCR to select compare match in the ITU channel set up in step 1 as the output trigger.
 Output data H'80 is written in NDRB.
- The timer counter in this ITU channel is started. When compare match A occurs, the NDRB contents
 are transferred to PBDR and output. The compare match/input capture A (IMFA) interrupt service routine
 writes the next output data (H'C0) in NDRB.
- Five-phase overlapping pulse output (one or two phases active at a time) can be obtained by writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive IMFA interrupts.

Figure 9-5 Normal TPC Output Example (Five-Phase Pulse Output)

9.3.4 Non-Overlapping TPC Output

Sample Setup Procedure for Non-Overlapping TPC Output: Figure 9-6 shows a sample procedure for setting up non-overlapping TPC output.





Figure 9-6 Setup Procedure for Non-Overlapping TPC Output (Example)

Example of Non-Overlapping TPC Output (Example of Four-Phase Complementary Non-Overlapping Output): Figure 9-7 shows an example of the use of TPC output for four-phase complementary non-overlapping pulse output.



- The ITU channel to be used as the output trigger channel is set up so that GRA and GRB are output compare registers and the counter will be cleared by compare match B. The TPC output trigger period is set in GRB. The non-overlap margin is set in GRA. The IMIEA bit is set to 1 in TIER to enable IMFA interrupts.
- H'FF is written in PBDDR and NDERB, and bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 are set Bits G3NOV and G2NOV are set to 1 in TPMR to select non-overlapping output. Output data H'95 is written in NDRB.
- The timer counter in this ITU channel is started. When compare match B occurs, outputs change from 1 to 0. When compare match A occurs, outputs change from 0 to 1 (the change from 0 to 1 is delayed by the value of GRA). The IMFA interrupt service routine writes the next output data (H'65) in NDRB.
- Four-phase complementary non-overlapping pulse output can be obtained by writing H'59, H'56, H'95... at successive IMFA interrupts.

Figure 9-7 Non-Overlapping TPC Output Example (Four-Phase Complementary Non-Overlapping Pulse Output)

9.3.5 TPC Output Triggering by Input Capture

TPC output can be triggered by ITU input capture as well as by compare match. If GRA functions as an input capture register in the ITU channel selected in TPCR, TPC output will be triggered by the input capture signal. Figure 9-8 shows the timing.




Figure 9-8 TPC Output Triggering by Input Capture (Example)

9.4 Usage Notes

9.4.1 Operation of TPC Output Pins

 TP_0 to TP_{15} are multiplexed with ITU pin functions. When ITU output is enabled, the corresponding pins cannot be used for TPC output. The data transfer from NDR bits to DR bits takes place, however, regardless of the usage of the pin.

Pin functions should be changed only under conditions in which the output trigger event will not occur.

9.4.2 Note on Non-Overlapping Output

During non-overlapping operation, the transfer of NDR bit values to DR bits takes place as follows.

- 1. NDR bits are always transferred to DR bits at compare match A.
- 2. At compare match B, NDR bits are transferred only if their value is 0. Bits are not transferred if their value is 1.

Figure 9-9 illustrates the non-overlapping TPC output operation.




Figure 9-9 Non-Overlapping TPC Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur before compare match A. NDR contents should not be altered during the interval from compare match B to compare match A (the non-overlap margin).

This can be accomplished by having the IMFA interrupt service routine write the next data in NDR, or by having the IMFA interrupt activate the DMAC. The next data must be written before the next compare match B occurs.

Figure 9-10 shows the timing relationships.




Figure 9-10 Non-Overlapping Operation and NDR Write Timing

Section 10 Watchdog Timer

10.1 Overview

The H8/3032 Series has an on-chip watchdog timer (WDT). The WDT has two selectable functions: it can operate as a watchdog timer to supervise system operation, or it can operate as an interval timer. As a watchdog timer, it generates a reset signal for the H8/3032 Series chip if a system crash allows the timer counter (TCNT) to overflow before being rewritten. In interval timer operation, an interval timer interrupt is requested at each TCNT overflow.

10.1.1 Features

WDT features are listed below.

- Selection of eight counter clock sources
 - ø/2, ø/32, ø/64, ø/128, ø/256, ø/512, ø/2048, or ø/4096
- Interval timer option
- Timer counter overflow generates a reset signal or interrupt.

The reset signal is generated in watchdog timer operation. An interval timer interrupt is generated in interval timer operation.

 Watchdog timer reset signal resets the entire H8/3032 Series internally, and can also be output externally.

The reset signal generated by timer counter overflow during watchdog timer operation resets the entire H8/3032 Series internally. An external reset signal can be output from the $\overline{\text{RESO}}$ pin to reset other system devices simultaneously.

10.1.2 Block Diagram

Figure 10-1 shows a block diagram of the WDT.




Figure 10-1 WDT Block Diagram

10.1.3 Pin Configuration

Table 10-1 describes the WDT output pin.

Table 10-1 WDT Pin

Name	Abbreviation	1/0	Function
Reset output	RESO	Output*	External output of the watchdog timer reset signal

Note: * Open-drain output.

10.1.4 Register Configuration

Table 10-2 summarizes the WDT registers.

Table 10-2 WDT Registers

Address*1

Write*2	Read	Name	Abbreviation	R/W	Initial Value
H'FFA8	H'FFA8	Timer control/status register	TCSR	R/(W)*3	H'18
	H'FFA9	Timer counter	TCNT	R/W	H'00
H'FFAA	H'FFAB	Reset control/status register	RSTCSR	R/(W)*3	H'3F


Notes: 1. Lower 16 bits of the address.

- 2. Write word data starting at this address.
- 3. Only 0 can be written in bit 7, to clear the flag.

10.2 Register Descriptions

10.2.1 Timer Counter (TCNT)

TCNT is an 8-bit readable and writable* up-counter.




When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from an internal clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (changes from HFF to H'00), the OVF bit is set to 1 in TCSR. TCNT is initialized to H'00 by a reset and when the TME bit is cleared to 0.

Note: * TCNT is write-protected by a password. For details see section 10.2.4, Notes on Register Access.

10.2.2 Timer Control/Status Register (TCSR)

TCSR is an 8-bit readable and writable*1 register. Its functions include selecting the timer mode and clock source.



Bits 7 to 5 are initialized to 0 by a reset and in standby mode. Bits 2 to 0 are initialized to 0 by a reset. In software standby mode bits 2 to 0 are not initialized, but retain their previous values.

Notes: 1. TCSR is write-protected by a password. For details see section 10.2.4, Notes on Register Access.

2. Only 0 can be written, to clear the flag.

Bit 7—Overflow Flag (OVF): This status flag indicates that the timer counter has overflowed from H'FF to H'00.

Bit 7 OVF	Description	
0	[Clearing condition] Cleared by reading OVF when OVF = 1, then writing 0 in OVF	(Initial value)
1	[Setting condition] Set when TCNT changes from H'FF to H'00	

Bit 6—Timer Mode Select (WT/IT): Selects whether to use the WDT as a watchdog timer or interval timer. If used as an interval timer, the WDT generates an interval timer interrupt request when TCNT overflows. If used as a watchdog timer, the WDT generates a reset signal when TCNT overflows.

Bit 6 WT/IT	Description	
0	Interval timer: requests interval timer interrupts	(Initial value)
1	Watchdog timer: generates a reset signal	

Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted.

Bit 5 TME	Description	
0	TCNT is initialized to H'00 and halted	(Initial value)
1	TCNT is counting	


Bits 4 and 3—Reserved: Read-only bits, always read as 1.

Bits 2 to 0—Clock Select 2 to 0 (CKS2/1/0): These bits select one of eight internal clock sources, obtained by prescaling the system clock (\emptyset) , for input to TCNT.

Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	0	ø/2	(Initial value)
		1	ø/32	
	1	0	ø/64	
		1	ø/128	
1	0	0	ø/256	
		1	ø/512	
	1	0	ø/2048	
		1	ø/4096	

10.2.3 Reset Control/Status Register (RSTCSR)

RSTCSR is an 8-bit readable and writable*1 register that indicates when a reset signal has been generated by watchdog timer overflow, and controls external output of the reset signal.



Watchdog timer reset

Indicates that a reset signal has been generated

Bits 7 and 6 are initialized by input of a reset signal at the \overline{RES} pin. They are not initialized by reset signals generated by watchdog timer overflow.

- Notes: 1. RSTCSR is write-protected by a password. For details see section 10.2.4, Notes on Register Access.
 - 2. Only 0 can be written in bit 7, to clear the flag.

Bit 7—Watchdog Timer Reset (WRST): During watchdog timer operation, this bit indicates that TCNT has overflowed and generated a reset signal. This reset signal resets the entire H8/3003 chip internally. If bit RSTOE is set to 1, this reset signal is also output (low) at the \overline{RESO} pin to initialize external system devices.

Bit 7 WRST	Description	
0	[Clearing condition] Cleared to 0 by reset signal input at RES pin, or by writing 0	(Initial value)
1	[Setting condition] Set when TCNT overflow generates a reset signal during watchdog timer operation	

Bit 6—Reset Output Enable (RSTOE): Enables or disables external output at the $\overline{\text{RESO}}$ pin of the reset signal generated if TCNT overflows during watchdog timer operation.

Bit 6 RSTOE	Description	
0	Reset signal is not output externally	(Initial value)
1	Reset signal is output externally	

Bits 5 to 0—Reserved: Read-only bits, always read as 1.

10.2.4 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write. The procedures for writing and reading these registers are given below.

Writing to TCNT and TCSR: These registers must be written by a word transfer instruction. They cannot be written by byte instructions. Figure 10-2 shows the format of data written to TCNT and TCSR. TCNT and TCSR both have the same write address. The write data must be contained in the lower byte of the written word. The upper byte must contain H'5A (password for TCNT) or H'A5 (password for TCSR). This transfers the write data from the lower byte to TCNT or TCSR.




Figure 10-2 Format of Data Written to TCNT and TCSR

Writing to RSTCSR: RSTCSR must be written by a word transfer instruction. It cannot be written by byte transfer instructions. Figure 10-3 shows the format of data written to RSTCSR. To write 0 in the WRST bit, the write data must have H'A5 in the upper byte and H'00 in the lower byte. The H'00 in the lower byte clears the WRST bit in RSTCSR to 0. To write to the RSTOE bit, the upper byte must contain H'5A and the lower byte must contain the write data. Writing this word transfers a write data value into the RSTOE bit.




Figure 10-3 Format of Data Written to RSTCSR

Reading TCNT, TCSR, and RSTCSR: These registers are read like other registers. Byte access instructions can be used. The read addresses are H'FFA8 for TCSR, H'FFA9 for TCNT, and H'FFAB for RSTCSR, as listed in table 10-3.

Table 10-3 Read Addresses of TCNT, TCSR, and RSTCSR

Address*	Register
H'FFA8	TCSR
H'FFA9	TCNT
H'FFAB	RSTCSR

Note: * Lower 16 bits of the address.

10.3 Operation

Operations when the WDT is used as a watchdog timer and as an interval timer are described below.

10.3.1 Watchdog Timer Operation

Figure 10-4 illustrates watchdog timer operation. To use the WDT as a watchdog timer, set the WT/ $\overline{\text{IT}}$ and TME bits to 1 in TCSR. Software must prevent TCNT overflow by rewriting the TCNT value (normally by writing H'00) before overflow occurs. If TCNT fails to be rewritten and overflows due to a system crash etc., the H8/3032 Series is internally reset for a duration of 518 states.

The watchdog reset signal can be externally output from the $\overline{\text{RESO}}$ pin to reset external system devices. The reset signal is output externally for 132 states. External output can be enabled or disabled by the RSTOE bit in RSTCSR.

A watchdog reset has the same vector as a reset generated by input at the \overline{RES} pin. Software can distinguish a \overline{RES} reset from a watchdog reset by checking the WRST bit in RSTCSR.

If a \overline{RES} reset and a watchdog reset occur simultaneously, the \overline{RES} reset takes priority.




Figure 10-4 Watchdog Timer Operation

10.3.2 Interval Timer Operation

Figure 10-5 illustrates interval timer operation. To use the WDT as an interval timer, clear bit WT/\overline{IT} to 0 and set bit TME to 1 in TCSR. An interval timer interrupt request is generated at each TCNT overflow. This function can be used to generate interval timer interrupts at regular intervals.




Figure 10-5 Interval Timer Operation

10.3.3 Timing of Setting of Overflow Flag (OVF)

Figure 10-6 shows the timing of setting of the OVF flag in TCSR. The OVF flag is set to 1 when TCNT overflows. At the same time, a reset signal is generated in watchdog timer operation, or an interval timer interrupt is generated in interval timer operation.




Figure 10-6 Timing of Setting of OVF

10.3.4 Timing of Setting of Watchdog Timer Reset Bit (WRST)

The WRST bit in RSTCSR is valid when bits WT/IT and TME are both set to 1 in TCSR. Figure 10-7 shows the timing of setting of WRST and the internal reset timing. The WRST bit is set to 1 when TCNT overflows and OVF is set to 1. At the same time an internal reset signal is generated for the entire H8/3032 Series chip. This internal reset signal clears OVF to 0, but the WRST bit remains set to 1. The reset routine must therefore clear the WRST bit.




Figure 10-7 Timing of Setting of WRST Bit and Internal Reset

10.4 Interrupts

During interval timer operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF bit is set to 1 in TCSR.

10.5 Usage Notes

Contention between TCNT Write and Increment: If a timer counter clock pulse is generated during the T₃ state of a write cycle to TCNT, the write takes priority and the timer count is not incremented. See figure 10-8.




Figure 10-8 Contention between TCNT Write and Increment

Changing CKS2 to CKS0 Values: Halt TCNT by clearing the TME bit to 0 in TCSR before changing the values of bits CKS2 to CKS0.

Section 11 Serial Communication Interface

11.1 Overview

The H8/3032 Series has a serial communication interface (SCI). The SCI can communicate in asynchronous mode or synchronous mode, and has a multiprocessor communication function for serial communication among two or more processors.

11.1.1 Features

SCI features are listed below.

Selection of asynchronous or synchronous mode for serial communication

a. Asynchronous mode

Serial data communication is synchronized one character at a time. The SCI can communicate with a universal asynchronous receiver/transmitter (UART), asynchronous communication interface adapter (ACIA), or other chip that employs standard asynchronous serial communication. It can also communicate with two or more other processors using the multiprocessor communication function. There are twelve selectable serial data communication formats.

Data length: 7 or 8 bitsStop bit length: 1 or 2 bits

— Parity bit: even, odd, or none

— Multiprocessor bit: 1 or 0

— Receive error detection: parity, overrun, and framing errors

Break detection: by reading the RxD level directly when a framing error occurs

b. Synchronous mode

Serial data communication is synchronized with a clock signal. The SCI can communicate with other chips having a synchronous communication function. There is one serial data communication format.

— Data length: 8 bits

— Receive error detection: overrun errors

• Full duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit and receive simultaneously. The transmitting and receiving sections are both double-buffered, so serial data can be transmitted and received continuously.

- Built-in baud rate generator with selectable bit rates
- Selectable transmit/receive clock sources: internal clock from baud rate generator, or external clock from the SCK pin.
- Four types of interrupts

Transmit-data-empty, transmit-end, receive-data-full, and receive-error interrupts are requested independently.

11.1.2 Block Diagram

Figure 11-1 shows a block diagram of the SCI.




Figure 11-1 SCI Block Diagram

11.1.3 Input/Output Pins

The SCI has serial pins for each channel as listed in table 11-1.

Table 11-1 SCI Pins

Name	Abbreviation	I/O	Function
Serial clock pin	SCK	Input/output	SCI clock input/output
Receive data pin	RxD	Input	SCI receive data input
Transmit data pin	TxD	Output	SCI transmit data output

11.1.4 Register Configuration

The SCI has internal registers as listed in table 11-2. These registers select asynchronous or synchronous mode, specify the data format and bit rate, and control the transmitter and receiver sections.

Table 11-2 Registers

Channel	Address*1	Name	Abbreviation	R/W	Initial Value
0	H'FFB0	Serial mode register	SMR	R/W	H'00
	H'FFB1	Bit rate register	BRR	R/W	H'FF
	H'FFB2	Serial control register	SCR	R/W	H'00
	H'FFB3	Transmit data register	TDR	R/W	H'FF
	H'FFB4	Serial status register	SSR	R/(W)*2	H'84
	H'FFB5	Receive data register	RDR	R	H'00
1	H'FFB8	Serial mode register	SMR	R/W	H'00
	H'FFB9	Bit rate register	BRR	R/W	H'FF
	H'FFBA	Serial control register	SCR	R/W	H'00
	H'FFBB	Transmit data register	TDR	R/W	H'FF
	H'FFBC	Serial status register	SSR	R/(W)*2	H'84
	H'FFBD	Receive data register	RDR	R	H'00

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear flags.

11.2 Register Descriptions

11.2.1 Receive Shift Register (RSR)

RSR is the register that receives serial data.

Bit	7	6	5	4	3	2	1	0
Initial value								
Read/Write	_	_	_	_	_	_	_	_

The SCI loads serial data input at the RxD pin into RSR in the order received, LSB (bit 0) first, thereby converting the data to parallel data. When 1 byte has been received, it is automatically transferred to RDR. The CPU cannot read or write RSR directly.

11.2.2 Receive Data Register (RDR)

RDR is the register that stores received serial data.

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

When the SCI finishes receiving 1 byte of serial data, it transfers the received data from RSR into RDR for storage. RSR is then ready to receive the next data. This double buffering allows data to be received continuously.

RDR is a read-only register. Its contents cannot be modified by the CPU. RDR is initialized to H'00 by a reset and in standby mode.

11.2.3 Transmit Shift Register (TSR)


TSR is the register that transmits serial data.

Bit	7	6	5	4	3	2	1	0
Initial value								
Read/Write	_	_	_	_	_	_	_	_

The SCI loads transmit data from TDR into TSR, then transmits the data serially from the TxD pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmit data from TDR into TSR and starts transmitting it. If the TDRE flag is set to 1 in SSR, however, the SCI does not load the TDR contents into TSR. The CPU cannot read or write TSR directly.

11.2.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for serial transmission.




When the SCI detects that TSR is empty, it moves transmit data written in TDR from TDR into TSR and starts serial transmission. Continuous serial transmission is possible by writing the next transmit data in TDR during serial transmission from TSR.

The CPU can always read and write TDR. TDR is initialized to H'FF by a reset and in standby mode.

11.2.5 Serial Mode Register (SMR)

SMR is an 8-bit register that specifies the SCI serial communication format and selects the clock source for the baud rate generator.



Colocio del Mario del Constitución del Colocio del Col

The CPU can always read and write SMR. SMR is initialized to H'00 by a reset and in standby mode.

Bit 7—Communication Mode (C/\overline{A}) : Selects whether the SCI operates in asynchronous or synchronous mode.

Bit 7		
C/A	Description	
0	Asynchronous mode	(Initial value)
1	Synchronous mode	

Bit 6—Character Length (CHR): Selects 7-bit or 8-bit data length in asynchronous mode. In synchronous mode the data length is 8 bits regardless of the CHR setting.

Bit 6		
CHR	Description	
0	8-bit data	(Initial value)
1	7-bit data*	

Note: * When 7-bit data is selected, the MSB (bit 7) in TDR is not transmitted.

Bit 5—Parity Enable (PE): In asynchronous mode, this bit enables or disables the addition of a parity bit to transmit data, and the checking of the parity bit in receive data. In synchronous mode the parity bit is neither added nor checked, regardless of the PE setting.

Bit 5		
PE	Description	
0	Parity bit not added or checked	(Initial value)
1	Parity bit added and checked*	

Note: * When PE is set to 1, an even or odd parity bit is added to transmit data according to the even or odd parity mode selected by the O/E bit, and the parity bit in receive data is checked to see that it matches the even or odd mode selected by the O/E bit.

Bit 4—Parity Mode (O/\overline{E}): Selects even or odd parity. The O/ \overline{E} bit setting is valid in asynchronous mode when the PE bit is set to 1 to enable the adding and checking of a parity bit. The O/ \overline{E} setting is ignored in synchronous mode, or when parity adding and checking is disabled in asynchronous mode.

Bit 4 O/E	Description
0	Even parity*1 (Initial value)
1	Odd parity*2
	 When even parity is selected, the parity bit added to transmit data makes an even number of 1s in the transmitted character and parity bit combined. Receive data must have an even number of 1s in the received character and parity bit combined. When odd parity is selected, the parity bit added to transmit data makes an odd number of 1s in the transmitted character and parity bit combined. Receive data must have an odd number of 1s in the received character and parity bit combined.

Bit 3—Stop Bit Length (STOP): Selects one or two stop bits in asynchronous mode. This setting is used only in asynchronous mode. In synchronous mode no stop bit is added, so the STOP bit setting is ignored.

Bit 3 STOP	Description	
0	One stop bit*1	(Initial value)
1	Two stop bits*2	

Notes: 1. One stop bit (with value 1) is added at the end of each transmitted character.

2. Two stop bits (with value 1) are added at the end of each transmitted character.

In receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit. If the second stop bit is 0 it is treated as the start bit of the next incoming character.

Bit 2—Multiprocessor Mode (MP): Selects a multiprocessor format. When a multiprocessor format is selected, parity settings made by the PE and O/\overline{E} bits are ignored. The MP bit setting is valid only in asynchronous mode. It is ignored in synchronous mode.

For further information on the multiprocessor communication function, see section 11.3.3, Multiprocessor Communication Function.

Bit 2 MP Des

MP	Description	
0	Multiprocessor function disabled	(Initial value)
1	Multiprocessor format selected	

Bits 1 and 0—Clock Select 1 and 0 (CKS1/0): These bits select the clock source of the on-chip baud rate generator. Four clock sources are available: \emptyset , \emptyset /4, \emptyset /16, and \emptyset /64.

For the relationship between the clock source, bit rate register setting, and baud rate, see section 11.2.8, Bit Rate Register.

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	Ø	(Initial value)
0	1	ø/4	
1	0	ø/16	
1	1	ø/64	

11.2.6 Serial Control Register (SCR)

SCR enables the SCI transmitter and receiver, enables or disables serial clock output in asynchronous mode, enables or disables interrupts, and selects the transmit/receive clock source.

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							Clock ena These bits SCI clock	s select the
					Er		nd interrup disables tra ts (TEI)	
						or disables	errupt ena multiproc	
					r e enable s or disabl	es the rec	eiver	
				nit enable s or disabl	e les the trar	nsmitter		
		Enable	e interrup s or disabl -error inte	es receive	e-data-full (I)	interrupts	(RXI) and	

Transmit interrupt enable

Enables or disables transmit-data-empty interrupts (TXI)

The CPU can always read and write SCR. SCR is initialized to H'00 by a reset and in standby mode.

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables the transmit-data-empty interrupt (TXI) requested when the TDRE flag in SSR is set to 1 due to transfer of serial transmit data from TDR to TSR.

Bit 7

TIE	Description	
0	Transmit-data-empty interrupt request (TXI) is disabled*	(Initial value)
1	Transmit-data-empty interrupt request (TXI) is enabled	

Note: * TXI interrupt requests can be cleared by reading the value 1 from the TDRE flag, then clearing it to 0; or by clearing the TIE bit to 0.

Bit 6—Receive Interrupt Enable (RIE): Enables or disables the receive-data-full interrupt (RXI) requested when the RDRF flag is set to 1 in SSR due to transfer of serial receive data from RSR to RDR; also enables or disables the receive-error interrupt (ERI).

Bit 6

RIE	Description
0	Receive-end (RXI) and receive-error (ERI) interrupt requests are disabled (Initial value)
1	Receive-end (RXI) and receive-error (ERI) interrupt requests are enabled

Note: * RXI and ERI interrupt requests can be cleared by reading the value 1 from the RDRF, FER, PER, or ORER flag, then clearing it to 0; or by clearing the RIE bit to 0.

Bit 5—Transmit Enable (TE): Enables or disables the start of SCI serial transmitting operations.

Bit 5

TE	Description	
0	Transmitting disabled*1	(Initial value)
1	Transmitting enabled*2	

Notes: 1. The TDRE bit is locked at 1 in SSR.

2. In the enabled state, serial transmitting starts when the TDRE bit in SSR is cleared to 0 after writing of transmit data into TDR. Select the transmit format in SMR before setting the TE bit to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of SCI serial receiving operations.

Bit 4 RE	Description
0	Receiving disabled*1 (Initial value)
1	Receiving enabled*2
Notes:	 Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags. These flags retain their previous values. In the enabled state, serial receiving starts when a start bit is detected in asynchronous mode, or serial clock input is detected in synchronous mode. Select the receive format in SMR before setting the RE bit to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor interrupts. The MPIE setting is valid only in asynchronous mode, and only if the MP bit is set to 1 in SMR. The MPIE setting is ignored in synchronous mode or when the MP bit is cleared to 0.

Bit 3 MPIE	Description	
0	Multiprocessor interrupts are disabled (normal receive operation) [Clearing conditions] The MPIE bit is cleared to 0. MPB = 1 in received data.	(Initial value)
1	Multiprocessor interrupts are enabled* Receive-data-full interrupts (RXI), receive-error interrupts (ERI), and s FER, and ORER status flags in SSR are disabled until data with the m set to 1 is received.	•

Note: * The SCI does not transfer receive data from RSR to RDR, does not detect receive errors, and does not set the RDRF, FER, and ORER flags in SSR. When it receives data in which MPB = 1, the SCI sets the MPB bit to 1 in SSR, automatically clears the MPIE bit to 0, enables RXI and ERI interrupts (if the RIE bit is set to 1 in SCR), and allows the FER and ORER flags to be set.

Bit 2—Transmit-End Interrupt Enable (TEIE): Enables or disables the transmit-end interrupt (TEI) requested if TDR does not contain new transmit data when the MSB is transmitted.

Bit 2		
TEIE	Description	
0	Transmit-end interrupt requests (TEI) are disabled*	(Initial value)
1	Transmit-end interrupt requests (TEI) are enabled*	

Note: * TEI interrupt requests can be cleared by reading the value 1 from the TDRE flag in SSR, then clearing the TDRE flag to 0, thereby also clearing the TEND flag to 0; or by clearing the TEIE bit to 0.

Bits 1 and 0—Clock Enable 1 and 0 (CKE1/0): These bits select the SCI clock source and enable or disable clock output from the SCK pin. Depending on the settings of CKE1 and CKE0, the SCK pin can be used for generic input/output, serial clock output, or serial clock input.

The CKE0 setting is valid only in asynchronous mode, and only when the SCI is internally clocked (CKE1 = 0). The CKE0 setting is ignored in synchronous mode, or when an external clock source is selected (CKE1 = 1). Select the SCI operating mode in SMR before setting the CKE1 and CKE0 bits. For further details on selection of the SCI clock source, see table 11-9 in section 11.3, Operation.


Bit 1 CKE1	Bit 0 CKE0	Description	
0	0	Asynchronous mode	Internal clock, SCK pin available for generic input/output *1
		Synchronous mode	Internal clock, SCK pin used for serial clock output *1
0	1	Asynchronous mode	Internal clock, SCK pin used for clock output *2
		Synchronous mode	Internal clock, SCK pin used for serial clock output
1	0	Asynchronous mode	External clock, SCK pin used for clock input *3
		Synchronous mode	External clock, SCK pin used for serial clock input
1	1	Asynchronous mode	External clock, SCK pin used for clock input *3
		Synchronous mode	External clock, SCK pin used for serial clock input

Notes: 1. Initial value

- 2. The output clock frequency is the same as the bit rate.
- 3. The input clock frequency is 16 times the bit rate.

11.2.7 Serial Status Register (SSR)

SSR is an 8-bit register containing multiprocessor bit values, and status flags that indicate SCI operating status.



Receive data register full

Status flag indicating that data has been received and stored in RDR

Transmit data register empty

Status flag indicating that transmit data has been transferred from TDR into TSR and new data can be written in TDR

Note: * Only 0 can be written, to clear the flag.

The CPU can always read and write SSR, but cannot write 1 in the TDRE, RDRF, ORER, PER, and FER flags. These flags can be cleared to 0 only if they have first been read while set to 1. The TEND and MPB flags are read-only bits that cannot be written.

SSR is initialized to H'84 by a reset and in standby mode.

Bit 7—Transmit Data Register Empty (TDRE): Indicates that the SCI has loaded transmit data from TDR into TSR and the next serial transmit data can be written in TDR.

Bit 7
TDRE Description

TDR contains valid transmit data
[Clearing conditions]
Software reads TDRE while it is set to 1, then writes 0.

TDR does not contain valid transmit data
[Setting conditions]
The chip is reset or enters standby mode.
The TE bit in SCR is cleared to 0.
TDR contents are loaded into TSR, so new data can be written in TDR.

Bit 6—Receive Data Register Full (RDRF): Indicates that RDR contains new receive data.

Bit 6 RDRF	Decariation	
KUKF	Description	
0	RDR does not contain new receive data [Clearing conditions]	(Initial value)
	The chip is reset or enters standby mode. Software reads RDRF while it is set to 1, then writes 0. The DMAC reads data from RDR.	
1	RDR contains new receive data [Setting condition] When serial data is received normally and transferred from RSR to RDR.	

Note: The RDR contents and RDRF flag are not affected by detection of receive errors or by clearing of the RE bit to 0 in SCR. They retain their previous values. If the RDRF flag is still set to 1 when reception of the next data ends, an overrun error occurs and receive data is lost.

Bit 5—Overrun Error (ORER): Indicates that data reception ended abnormally due to an overrun error.

Bit 5 ORER	Description	
0	Receiving is in progress or has ended normally [Clearing conditions] The chip is reset or enters standby mode. Software reads ORER while it is set to 1, then writes 0.	(Initial value)*1
1	A receive overrun error occurred*2 [Setting condition] Reception of the next serial data ends when RDRF = 1.	
Notes:	 Clearing the RE bit to 0 in SCR does not affect the ORER flag, which previous value. RDR continues to hold the receive data before the overrun error, so data is lost. Serial receiving cannot continue while the ORER flag is synchronous mode, serial transmitting is also disabled. 	subsequent receive

Bit 4—Framing Error (FER): Indicates that data reception ended abnormally due to a framing error in asynchronous mode.

Bit 4 FER	Description
0	Receiving is in progress or has ended normally (Initial value)*1 [Clearing conditions] The chip is reset or enters standby mode. Software reads FER while it is set to 1, then writes 0.
1	A receive framing error occurred*2 [Setting condition] The stop bit at the end of receive data is checked and found to be 0.
Notes:	 Clearing the RE bit to 0 in SCR does not affect the FER flag, which retains its previous value. When the stop bit length is 2 bits, only the first bit is checked. The second stop bit is not checked. When a framing error occurs the SCI transfers the receive data into RDR but does not set the RDRF flag. Serial receiving cannot continue while the FER flag is set to 1. In synchronous mode, serial transmitting is also disabled.

Bit 3—Parity Error (PER): Indicates that data reception ended abnormally due to a parity error in asynchronous mode.

Bit 3 PER	Description
0	Receiving is in progress or has ended normally*1 (Initial value) [Clearing conditions] The chip is reset or enters standby mode. Software reads PER while it is set to 1, then writes 0.
1	A receive parity error occurred*2 [Setting condition] The number of 1s in receive data, including the parity bit, does not match the even or odd parity setting of O/E in SMR.
Notes:	 Clearing the RE bit to 0 in SCR does not affect the PER flag, which retains its previous value. When a parity error occurs the SCI transfers the receive data into RDR but does not see

Bit 2—Transmit End (TEND): Indicates that when the last bit of a serial character was transmitted TDR did not contain new transmit data, so transmission has ended. The TEND flag is a read-only bit and cannot be written.

synchronous mode, serial transmitting is also disabled.

the RDRF flag. Serial receiving cannot continue while the PER flag is set to 1. In

Bit 2 TEND	Description	
0	Transmission is in progress [Clearing conditions]	
	Software reads TDRE while it is set to 1, then writes 0 in the TDRE flag.	
1	End of transmission [Setting conditions] The chip is reset or enters standby mode. The TE bit is cleared to 0 in SCR. TDRE is 1 when the last bit of a serial character is transmitted.	(Initial value)

Bit 1—Multiprocessor Bit (MPB): Stores the value of the multiprocessor bit in receive data when a multiprocessor format is used in asynchronous mode. MPB is a read-only bit and cannot be written.

Bit 1 MPB Description

IVIF	Description	
0	Multiprocessor bit value in receive data is 0*	(Initial value)
1	Multiprocessor bit value in receive data is 1	

Note: * If the RE bit is cleared to 0 when a multiprocessor format is selected, MPB retains its previous value.


Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor bit added to transmit data when a multiprocessor format is selected for transmitting in asynchronous mode. The MPBT setting is ignored in synchronous mode, when a multiprocessor format is not selected, or when the SCI is not transmitting.

Bit 0

MPBT	Description	
0	Multiprocessor bit value in transmit data is 0	(Initial value)
1	Multiprocessor bit value in transmit data is 1	

11.2.8 Bit Rate Register (BRR)

BRR is an 8-bit register that, together with the CKS1 and CKS0 bits in SMR that select the baud rate generator clock source, determines the serial communication bit rate.



The CPU can always read and write BRR. BRR is initialized to H'FF by a reset and in standby mode. The two SCI channels have independent baud rate generator control, so different values can be set in the two channels.

Table 11-3 shows examples of BRR settings in asynchronous mode. Table 11-4 shows examples of BRR settings in synchronous mode.

Table 11-3 Examples of Bit Rates and BRR Settings in Asynchronous Mode

ø (MHz)

		2			2.097	152		2.45	76		3	
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0	0	19	-2.34
9600	0	6	-6.99	0	6	-2.48	0	7	0	0	9	-2.34
19200	0	2	8.51	0	2	13.78	0	3	0	0	4	-2.34
31250	0	1	0	0	1	4.86	0	1	22.88	0	2	0
38400	0	1	-18.62	0	1	-14.67	0	1	0	_	_	_

ø (MHz)

		3.68	364		4			4.91	52		5	
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25
150	1	191	0	1	207	0.16	1	255	0	2	64	0.16
300	1	95	0	1	103	0.16	1	127	0	1	129	0.16
600	0	191	0	0	207	0.16	0	255	0	1	64	0.16
1200	0	95	0	0	103	0.16	0	127	0	0	129	0.16
2400	0	47	0	0	51	0.16	0	63	0	0	64	0.16
4800	0	23	0	0	25	0.16	0	31	0	0	32	-1.36
9600	0	11	0	0	12	0.16	0	15	0	0	15	1.73
19200	0	5	0	0	6	-6.99	0	7	0	0	7	1.73
31250	_		_	0	3	0	0	4	-1.70	0	4	0
38400	0	2	0	0	2	8.51	0	3	0	0	3	1.73

Table 11-3 Examples of Bit Rates and BRR Settings in Asynchronous Mode (cont)

ø (MHz)

						(-	,					
		6			6.14	14		7.37	28	8		
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03
150	2	77	0.16	2	79	0	2	95	0	2	103	0.16
300	1	155	0.16	1	159	0	1	191	0	1	207	0.16
600	1	77	0.16	1	79	0	1	95	0	1	103	0.16
1200	0	155	0.16	0	159	0	0	191	0	0	207	0.16
2400	0	77	0.16	0	79	0	0	95	0	0	103	0.16
4800	0	38	0.16	0	39	0	0	47	0	0	51	0.16
9600	0	19	-2.34	0	19	0	0	23	0	0	25	0.16
19200	0	9	-2.34	0	9	0	0	11	0	0	12	0.16
31250	0	5	0	0	5	2.40	0	6	5.33	0	7	0
38400	0	4	-2.34	0	4	0	0	5	0	0	6	-6.99

ø (MHz)

		9.83	804		10)		12	!		12.2	88
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08
150	2	127	0	2	129	0.16	2	155	0.16	2	159	0
300	1	255	0	2	64	0.16	2	77	0.16	2	79	0
600	1	127	0	1	129	0.16	1	155	0.16	1	159	0
1200	0	255	0	1	64	0.16	1	77	0.16	1	79	0
2400	0	127	0	0	129	0.16	0	155	0.16	0	159	0
4800	0	63	0	0	64	0.16	0	77	0.16	0	79	0
9600	0	31	0	0	32	-1.36	0	38	0.16	0	39	0
19200	0	15	0	0	15	1.73	0	19	-2.34	0	19	0
31250	0	9	-1.70	0	9	0	0	11	0	0	11	2.40
38400	0	7	0	0	7	1.73	0	9	-2.34	0	9	0

Table 11-3 Examples of Bit Rates and BRR Settings in Asynchronous Mode (cont)

					ø (M	Hz)					
		14	4		14.74	456		16			
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)		
110	2	248	-0.17	3	64	0.70	3	70	0.03		
150	2	181	0.16	2	191	0	2	207	0.16		
300	2	90	0.16	2	95	0	2	103	0.16		
600	1	181	0.16	1	191	0	1	207	0.16		
1200	1	90	0.16	1	95	0	1	103	0.16		
2400	0	181	0.16	0	191	0	0	207	0.16		
4800	0	90	0.16	0	95	0	0	103	0.16		
9600	0	45	-0.93	0	47	0	0	51	0.16		
19200	0	22	-0.93	0	23	0	0	25	0.16		
31250	0	13	0	0	14	-1.70	0	15	0		
38400	0	10	3.57	0	11	0	0	12	0.16		

Table 11-4 Examples of Bit Rates and BRR Settings in Synchronous Mode

					ø(MHz)				
Bit Rate		2		4		8		10		16
(bits/s)	n	N	n	N	n	N	n	N	n	N
110	3	70	_	_	_	_	_	_	_	_
250	2	124	2	249	3	124	_	_	3	249
500	1	249	2	124	2	249	_	_	3	124
1 k	1	124	1	249	2	124	_	_	2	249
2.5 k	0	199	1	99	1	199	1	249	2	99
5 k	0	99	0	199	1	99	1	124	1	199
10 k	0	49	0	99	0	199	0	249	1	99
25 k	0	19	0	39	0	79	0	99	0	159
50 k	0	9	0	19	0	39	0	49	0	79
100 k	0	4	0	9	0	19	0	24	0	39
250 k	0	1	0	3	0	7	0	9	0	15
500 k	0	0*	0	1	0	3	0	4	0	7
1 M			0	0*	0	1	_	_	0	3
2 M					0	0*	_	_	0	1
2.5 M					_	_	0	0*	_	_
4 M									0	0*

Note: Settings with an error of 1% or less are recommended.

Legend

Blank: No setting available

—: Setting possible, but error occurs

*: Continuous transmit/receive not possible

The BRR setting is calculated as follows:

Asynchronous mode:

$$N = \frac{\varnothing}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Synchronous mode:

$$N = \frac{\emptyset}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: BRR setting for baud rate generator (0 \leq N \leq 255)

ø: System clock frequency (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (For the clock sources and values of n, see the table below.)

		SMR	Settings
n	Clock Source	CKS1	CKS0
0	Ø	0	0
1	ø/4	0	1
2	ø/16	1	0
3	ø/64	1	1

The bit rate error in asynchronous mode is calculated as follows.

Error (%) =
$$\left\{\frac{\emptyset \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1\right\} \times 100$$

Table 11-5 indicates the maximum bit rates in asynchronous mode for various system clock frequencies. Tables 11-6 and 11-7 indicate the maximum bit rates with external clock input.

Table 11-5 Maximum Bit Rates for Various Frequencies (Asynchronous Mode)

		Se	ettings
ø (MHz)	Maximum Bit Rate (bits/s)	n	N
2	62500	0	0
2.097152	65536	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0
12	375000	0	0
12.288	384000	0	0
14	437500	0	0
14.7456	460800	0	0
16	500000	0	0

Table 11-6 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

ø (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.5000	31250
2.097152	0.5243	32768
2.4576	0.6144	38400
3	0.7500	46875
3.6864	0.9216	57600
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000

Table 11-7 Maximum Bit Rates with External Clock Input (Synchronous Mode)

ø (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.3333	333333.3
4	0.6667	666666.7
6	1.0000	1000000.0
8	1.3333	1333333.3
10	1.6667	1666666.7
12	2.0000	2000000.0
14	2.3333	2333333.3
16	2.6667	2666666.7

11.3 Operation

11.3.1 Overview

The SCI has an asynchronous mode in which characters are synchronized individually, and a synchronous mode in which communication is synchronized with clock pulses. Serial communication is possible in either mode. Asynchronous or synchronous mode and the communication format are selected in SMR, as shown in table 11-8. The SCI clock source is selected by the C/A bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 11-9.

Asynchronous Mode

- Data length is selectable: 7 or 8 bits.
- Parity and multiprocessor bits are selectable. So is the stop bit length (1 or 2 bits). These
 selections determine the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, and the break state.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and can output a serial clock signal with a frequency matching the bit rate.
 - When an external clock is selected, the external clock input must have a frequency
 16 times the bit rate. (The on-chip baud rate generator is not used.)

Synchronous Mode

- The communication format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and outputs a serial clock signal to external devices.
 - When an external clock is selected, the SCI operates on the input serial clock. The on-chip baud rate generator is not used.

Table 11-8 SMR Settings and Serial Communication Formats

SCI Communication Format SMR Settings Multi-Stop Bit 7 Bit 6 Bit 2 Bit 5 Bit 3 Data processor **Parity** Bit C/A CHR MP PΕ STOP Mode Length Bit Bit Length 0 0 0 0 0 Asynchronous Absent 8-bit data Absent 1 bit mode 0 0 0 0 1 2 bits 0 0 Present 0 0 1 1 bit 0 1 0 0 1 2 bits 0 0 0 0 7-bit data Absent 1 bit 1 0 1 1 2 bits 0 0 1 0 0 1 0 Present 1 bit 0 1 0 1 2 bits 0 0 1 0 Asynchronous 8-bit data Present Absent 1 bit mode (multi-0 0 1 1 2 bits processor 0 0 1 bit 1 1 format) 7-bit data 0 1 1 2 bits 1 Synchronous Absent None 8-bit data mode

Table 11-9 SMR and SCR Settings and SCI Clock Source Selection

SMR	SCR Settings					
Bit 7 C/A	Bit 1	Bit 0		SCI Transmit/Receive Clock		
	CKE1	CKE0	Mode	Clock Source	SCK Pin Function	
0	0	0	Asynchronous mode	Internal	SCI does not use the SCK pin	
0	0	1			Outputs a clock with frequency matching the bit rate	
0	1	0		External	Inputs a clock with frequency	
0	1	1			16 times the bit rate	
1	0	0	Synchronous mode	Internal	Outputs the serial clock	
1	0	1				
1	1	0		External	Inputs the serial clock	
1	1	1				

11.3.2 Operation in Asynchronous Mode

In asynchronous mode each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCI are independent, so full duplex communication is possible. The transmitter and receiver are both double buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 11-2 shows the general format of asynchronous serial communication. In asynchronous serial communication the communication line is normally held in the mark (high) state. The SCI monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the start bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit.




Figure 11-2 Data Format in Asynchronous Communication (Example: 8-Bit Data with Parity and 2 Stop Bits)

Communication Formats: Table 11-10 shows the 12 communication formats that can be selected in asynchronous mode. The format is selected by settings in SMR.

Table 11-10 Serial Communication Formats (Asynchronous Mode)

SMR Settings			s	Serial Communication Format and Frame Length			
CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12			
0	0	0	0	S 8-bit data STOP			
0	0	0	1	S 8-bit data STOP STOP			
0	1	0	0	S 8-bit data P STOP			
0	1	0	1	S 8-bit data P STOP STOP			
1	0	0	0	S 7-bit data STOP			
1	0	0	1	S 7-bit data STOP STOP			
1	1	0	0	S 7-bit data P STOP			
1	1	0	1	S 7-bit data P STOP STOP			
0	_	1	0	S 8 bit data MPB STOP			
0	_	1	1	S 8 bit data MPB STOP STOP			
1	_	1	0	S 7-bit data MPB STOP			
1		1	1	S 7-bit data MPB STOP STOP			

Legend

S: Start bit
STOP: Stop bit
P: Parity bit
MPB: Multiprocessor bit

Clock: An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is selected by the C/\overline{A} bit in SMR and bits CKE1 and CKE0 in SCR. See table 11-9.

When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate.

When the SCI operates on an internal clock, it can output a clock signal at the SCK pin. The frequency of this output clock is equal to the bit rate. The phase is aligned as in figure 11-3 so that the rising edge of the clock occurs at the center of each transmit data bit.




Figure 11-3 Phase Relationship between Output Clock and Serial Data (Asynchronous Mode)

Transmitting and Receiving Data

SCI Initialization (Asynchronous Mode): Before transmitting or receiving, clear the TE and RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 sets the TDRE flag to 1 and initializes TSR. Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags and RDR, which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCI operation becomes unreliable if the clock is stopped.

Figure 11-4 is a sample flowchart for initializing the SCI.




Figure 11-4 Sample Flowchart for SCI Initialization

Transmitting Serial Data (Asynchronous Mode): Figure 11-5 shows a sample flowchart for transmitting serial data and indicates the procedure to follow.




Figure 11-5 Sample Flowchart for Transmitting Serial Data

In transmitting serial data, the SCI operates as follows.

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0 the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR into TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt (TXI) at this time.

Serial transmit data is transmitted in the following order from the TxD pin:

— Start bit: One 0 bit is output.

— Transmit data: 7 or 8 bits are output, LSB first.

— Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor

bit is output. Formats in which neither a parity bit nor a multiprocessor bit is output can also be selected.

— Stop bit: One or two 1 bits (stop bits) are output.

— Mark state: Output of 1 bits continues until the start bit of the next

transmit data.

• The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, the SCI loads new data from TDR into TSR, outputs the stop bit, then begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, outputs the stop bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a transmit-end interrupt (TEI) is requested at this time.

Figure 11-6 shows an example of SCI transmit operation in asynchronous mode.




Figure 11-6 Example of SCI Transmit Operation in Asynchronous Mode (8-Bit Data with Parity and 1 Stop Bit)

Receiving Serial Data (Asynchronous Mode): Figure 11-7 shows a sample flowchart for receiving serial data and indicates the procedure to follow.




Figure 11-7 Sample Flowchart for Receiving Serial Data (1)




Figure 11-7 Sample Flowchart for Receiving Serial Data (2)

In receiving, the SCI operates as follows.

- The SCI monitors the receive data line. When it detects a start bit, the SCI synchronizes internally and starts receiving.
- Receive data is stored in RSR in order from LSB to MSB.
- The parity bit and stop bit are received.

After receiving, the SCI makes the following checks:

- Parity check: The number of 1s in the receive data must match the even or odd parity setting of the O/\overline{E} bit in SMR.
- Stop bit check: The stop bit value must be 1. If there are two stop bits, only the first stop bit is checked.
- Status check: The RDRF flag must be 0 so that receive data can be transferred from RSR into RDR.

If these checks all pass, the RDRF flag is set to 1 and the received data is stored in RDR. If one of the checks fails (receive error), the SCI operates as indicated in table 11-11.

Note: When a receive error occurs, further receiving is disabled. In receiving, the RDRF flag is not set to 1. Be sure to clear the error flags.

When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-full interrupt
(RXI) is requested. If the ORER, PER, or FER flag is set to 1 and the RIE bit in SCR is also
set to 1, a receive-error interrupt (ERI) is requested.

Table 11-11 Receive Error Conditions

Receive Error Abbreviation		Condition	Data Transfer	
Overrun error	ORER	Receiving of next data ends while RDRF flag is still set to 1 in SSR	Receive data not transferred from RSR to RDR	
Framing error	FER	Stop bit is 0	Receive data transferred from RSR to RDR	
Parity error	PER	Parity of receive data differs from even/odd parity setting in SMR	Receive data transferred from RSR to RDR	




Figure 11-8 shows an example of SCI receive operation in asynchronous mode.

Figure 11-8 Example of SCI Receive Operation (8-Bit Data with Parity and One Stop Bit)

11.3.3 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single serial communication line. The processors communicate in asynchronous mode using a format with an additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by an ID. A serial communication cycle consists of an ID-sending cycle that identifies the receiving processor, and a data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-sending cycles.

The transmitting processor starts by sending the ID of the receiving processor with which it wants to communicate as data with the multiprocessor bit set to 1. Next the transmitting processor sends transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor bit set to 1. When they receive data with the multiprocessor bit set to 1, receiving processors compare the data with their IDs. The receiving processor with a matching ID continues to receive further incoming data. Processors with IDs not matching the received data skip further incoming data until they again receive data with the multiprocessor bit set to 1. Multiple processors can send and receive data in this way.

Figure 11-9 shows an example of communication among different processors using a multiprocessor format.

Communication Formats: Four formats are available. Parity-bit settings are ignored when a multiprocessor format is selected. For details see table 11-8.

Clock: See the description of asynchronous mode.




Figure 11-9 Example of Communication among Processors using Multiprocessor Format (Sending Data H'AA to Receiving Processor A)

Transmitting and Receiving Data

Transmitting Multiprocessor Serial Data: Figure 11-10 shows a sample flowchart for transmitting multiprocessor serial data and indicates the procedure to follow.




Figure 11-10 Sample Flowchart for Transmitting Multiprocessor Serial Data

In transmitting serial data, the SCI operates as follows.

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0 the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR into TSR, the SCI sets the TDRE flag to 1 and starts
 transmitting. If the TIE bit in SCR is set to 1, the SCI requests a transmit-data-empty interrupt
 (TXI) at this time.

Serial transmit data is transmitted in the following order from the TxD pin:

— Start bit: One 0 bit is output.

— Transmit data: 7 or 8 bits are output, LSB first.

— Multiprocessor bit: One multiprocessor bit (MPBT value) is output.

— Stop bit: One or two 1 bits (stop bits) are output.

— Mark state: Output of 1 bits continues until the start bit of the next transmit data.

• The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, the SCI loads data from TDR into TSR, outputs the stop bit, then begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag in SSR to 1, outputs the stop bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a transmit-end interrupt (TEI) is requested at this time.

Figure 11-11 shows an example of SCI transmit operation using a multiprocessor format.




Figure 11-11 Example of SCI Transmit Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

Receiving Multiprocessor Serial Data: Figure 11-12 shows a sample flowchart for receiving multiprocessor serial data and indicates the procedure to follow.




Figure 11-12 Sample Flowchart for Receiving Multiprocessor Serial Data (1)




Figure 11-12 Sample Flowchart for Receiving Multiprocessor Serial Data (2)




Figure 11-13 shows an example of SCI receive operation using a multiprocessor format.

Figure 11-13 Example of SCI Receive Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

11.3.4 Synchronous Operation

In synchronous mode, the SCI transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver share the same clock but are otherwise independent, so full duplex communication is possible. The transmitter and receiver are also double buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 11-14 shows the general format in synchronous serial communication.




Figure 11-14 Data Format in Synchronous Communication

In synchronous serial communication, each data bit is placed on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rise of the serial clock. In each character, the serial data bits are transmitted in order from LSB (first) to MSB (last). After output of the MSB, the communication line remains in the state of the MSB. In synchronous mode the SCI receives data by synchronizing with the rise of the serial clock.

Communication Format: The data length is fixed at 8 bits. No parity bit or multiprocessor bit can be added.

Clock: An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected by clearing or setting the CKE1 bit in SCR. See table 11-9. When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCI is not transmitting or receiving, the clock signal remains in the high state. When the SCI is only receiving, it receives in units of two characters, so it outputs 16 clock pulses. To receive in units of one character, an external clock source must be selected.

Transmitting and Receiving Data

SCI Initialization (Synchronous Mode): Before transmitting or receiving, clear the TE and RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing the TE bit to 0 sets the TDRE flag to 1 and initializes TSR. Clearing the RE bit to 0, however, does not initialize the RDRF, PER, FER, and ORE flags and RDR, which retain their previous contents.

Figure 11-15 is a sample flowchart for initializing the SCI.




Figure 11-15 Sample Flowchart for SCI Initialization

Transmitting Serial Data (Synchronous Mode): Figure 11-16 shows a sample flowchart for transmitting serial data and indicates the procedure to follow.





Figure 11-16 Sample Flowchart for Serial Transmitting

In transmitting serial data, the SCI operates as follows.

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0 the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR into TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt (TXI) at this time.
 - If clock output is selected, the SCI outputs eight serial clock pulses. If an external clock source is selected, the SCI outputs data in synchronization with the input clock. Data is output from the TxD pin in order from LSB (bit 0) to MSB (bit 7).
- The SCI checks the TDRE flag when it outputs the MSB (bit 7). If the TDRE flag is 0, the SCI loads data from TDR into TSR and begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, and after transmitting the MSB, holds the TxD pin in the MSB state. If the TEIE bit in SCR is set to 1, a transmit-end interrupt (TEI) is requested at this time.
- After the end of serial transmission, the SCK pin is held in a constant state.






Figure 11-17 Example of SCI Transmit Operation

Receiving Serial Data: Figure 11-18 shows a sample flowchart for receiving serial data and indicates the procedure to follow. When switching from asynchronous mode to synchronous mode, make sure that the ORER, PER, and FER flags are cleared to 0. If the FER or PER flag is set to 1 the RDRF flag will not be set and both transmitting and receiving will be disabled.




Figure 11-18 Sample Flowchart for Serial Receiving (1)




Figure 11-18 Sample Flowchart for Serial Receiving (2)

In receiving, the SCI operates as follows.

- The SCI synchronizes with serial clock input or output and initializes internally.
- Receive data is stored in RSR in order from LSB to MSB.

After receiving the data, the SCI checks that the RDRF flag is 0 so that receive data can be transferred from RSR to RDR. If this check passes, the RDRF flag is set to 1 and the received data is stored in RDR. If the check does not pass (receive error), the SCI operates as indicated in table 11-11.

• After setting the RDRF flag to 1, if the RIE bit is set to 1 in SCR, the SCI requests a receive-data-full interrupt (RXI). If the ORER flag is set to 1 and the RIE bit in SCR is also set to 1, the SCI requests a receive-error interrupt (ERI).




Figure 11-19 shows an example of SCI receive operation.

Figure 11-19 Example of SCI Receive Operation

Transmitting and Receiving Serial Data Simultaneously (Synchronous Mode): Figure 11-20 shows a sample flowchart for transmitting and receiving serial data simultaneously and indicates the procedure to follow.




Figure 11-20 Sample Flowchart for Serial Transmitting

11.4 SCI Interrupts

The SCI has four interrupt request sources: TEI (transmit-end interrupt), ERI (receive-error interrupt), RXI (receive-data-full interrupt), and TXI (transmit-data-empty interrupt). Table 11-12 lists the interrupt sources and indicates their priority. These interrupts can be enabled and disabled by the TIE, TEIE, and RIE bits in SCR. Each interrupt request is sent separately to the interrupt controller.

The TXI interrupt is requested when the TDRE flag is set to 1 in SSR. The TEI interrupt is requested when the TEND flag is set to 1 in SSR.

The RXI interrupt is requested when the RDRF flag is set to 1 in SSR. The ERI interrupt is requested when the ORER, PER, or FER flag is set to 1 in SSR.

Table 11-12 SCI Interrupt Sources

Interrupt	Description	Priority
ERI	Receive error (ORER, FER, or PER)	High
RXI	Receive data register full (RDRF)	
TXI	Transmit data register empty (TDRE)	
TEI	Transmit end (TEND)	Low

11.5 Usage Notes

Note the following points when using the SCI.

TDR Write and TDRE Flag: The TDRE flag in SSR is a status flag indicating the loading of transmit data from TDR into TSR. The SCI sets the TDRE flag to 1 when it transfers data from TDR to TSR.

Data can be written into TDR regardless of the state of the TDRE flag. If new data is written in TDR when the TDRE flag is 0, the old data stored in TDR will be lost because this data has not yet been transferred to TSR. Before writing transmit data in TDR, be sure to check that the TDRE flag is set to 1.

Simultaneous Multiple Receive Errors: Table 11-13 indicates the state of SSR status flags when multiple receive errors occur simultaneously. When an overrun error occurs the RSR contents are not transferred to RDR, so receive data is lost.

Table 11-13 SSR Status Flags and Transfer of Receive Data

SSR Status Flags			gs	Receive Data Transfer		
RDRF	ORER	FER	PER	$RSR \to RDR$	Receive Errors	
1	1	0	0	×	Overrun error	
0	0	1	0	0	Framing error	
0	0	0	1	0	Parity error	
1	1	1	0	×	Overrun error + framing error	
1	1	0	1	×	Overrun error + parity error	
0	0	1	1	0	Framing error + parity error	
1	1	1	1	×	Overrun error + framing error + parity error	

Notes: o: Receive data is transferred from RSR to RDR.

× Receive data is not transferred from RSR to RDR.

Break Detection and Processing: Break signals can be detected by reading the RxD pin directly when a framing error (FER) is detected. In the break state the input from the RxD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set. In the break state the SCI receiver continues to operate, so if the FER flag is cleared to 0 it will be set to 1 again.

Sending a Break Signal: When the TE bit is cleared to 0 the TxD pin becomes an I/O port, the level and direction (input or output) of which are determined by DR and DDR bits. This feature can be used to send a break signal.

After the serial transmitter is initialized, the DR value substitutes for the mark state until the TE bit is set to 1 (the TxD pin function is not selected until the TE bit is set to 1). The DDR and DR bits should therefore both be set to 1 beforehand.

To send a break signal during serial transmission, clear the DR bit to 0, then clear the TE bit to 0. When the TE bit is cleared to 0 the transmitter is initialized, regardless of its current state, so the TxD pin becomes an output port outputting the value 0.

Receive Error Flags and Transmitter Operation (Synchronous Mode Only): When a receive error flag (ORER, PER, or FER) is set to 1 the SCI will not start transmitting, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 when starting to transmit. Note that clearing the RE bit to 0 does not clear the receive error flags to 0.

Receive Data Sampling Timing in Asynchronous Mode and Receive Margin: In asynchronous mode the SCI operates on a base clock with 16 times the bit rate frequency. In receiving, the SCI synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. See figure 11-21.




Figure 11-21 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as in equation (1).

$$M = \mid (0.5 - \frac{1}{2N}) - (L - 0.5) \ F - \frac{\mid D - 0.5 \mid}{N} (1 + F) \mid \times \ 100\%.....(1)$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty cycle (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation (1), if F = 0 and D = 0.5 the receive margin is 46.875%, as given by equation (2).

$$D = 0.5, F = 0$$
 $M = [0.5 - 1/(2 \times 16)] \times 100\%$
 $= 46.875\%$ (2)

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

Restrictions in Synchronous Mode: When an external clock source is used in synchronous mode, after TDR is reset, wait at least 5 clock counts $(5\emptyset)$ before inputting the transmit clock. If the clock is input four states after the reset of TDR or earlier, an operation error may occur (figure 11-22).




Figure 11-22 Transmission in Synchronous Mode (Example)

Section 12 A/D Converter

12.1 Overview

The H8/3032 Series includes a 10-bit successive-approximations A/D converter with a selection of up to eight analog input channels.

12.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Eight input channels
- Selectable analog conversion voltage range

The analog voltage conversion range can be programmed by input of an analog reference voltage at the V_{REF} pin.

· High-speed conversion

Conversion time: maximum 8.4 µs per channel (with 16 MHz system clock)

Two conversion modes

Single mode: A/D conversion of one channel

Scan mode: continuous conversion on one to four channels

Four 16-bit data registers

A/D conversion results are transferred for storage into data registers corresponding to the channels.

- Sample-and-hold function
- A/D conversion can be externally triggered
- A/D interrupt requested at end of conversion

At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.

12.1.2 Block Diagram

Figure 12-1 shows a block diagram of the A/D converter.




Figure 12-1 A/D Converter Block Diagram

12.1.3 Input Pins

Table 12-1 summarizes the A/D converter's input pins. The eight analog input pins are divided into two groups: group 0 (AN $_0$ to AN $_3$), and group 1 (AN $_4$ to AN $_7$). AV $_{CC}$ and AV $_{SS}$ are the power supply for the analog circuits in the A/D converter. V $_{REF}$ is the A/D conversion reference voltage.

Table 12-1 A/D Converter Pins

Pin Name	Abbrevi- ation	I/O	Function
Analog power supply pin	AV _{CC}	Input	Analog power supply
Analog ground pin	AV _{SS}	Input	Analog ground and reference voltage
Reference voltage pin	V _{REF}	Input	Analog reference voltage
Analog input pin 0	AN ₀	Input	Group 0 analog inputs
Analog input pin 1	AN ₁	Input	•
Analog input pin 2	AN ₂	Input	•
Analog input pin 3	AN ₃	Input	•
Analog input pin 4	AN ₄	Input	Group 1 analog inputs
Analog input pin 5	AN ₅	Input	
Analog input pin 6	AN ₆	Input	•
Analog input pin 7	AN ₇	Input	<u>.</u>
A/D external trigger input pin	ADTRG	Input	External trigger input for starting A/D conversion

12.1.4 Register Configuration

Table 12-2 summarizes the A/D converter's registers.

Table 12-2 A/D Converter Registers


Address*1	Name	Abbreviation	R/W	Initial Value
H'FFE0	A/D data register A (high)	ADDRAH	R	H'00
H'FFE1	A/D data register A (low)	ADDRAL	R	H'00
H'FFE2	A/D data register B (high)	ADDRBH	R	H'00
H'FFE3	A/D data register B (low)	ADDRBL	R	H'00
H'FFE4	A/D data register C (high)	ADDRCH	R	H'00
H'FFE5	A/D data register C (low)	ADDRCL	R	H'00
H'FFE6	A/D data register D (high)	ADDRDH	R	H'00
H'FFE7	A/D data register D (low)	ADDRDL	R	H'00
H'FFE8	A/D control/status register	ADCSR	R/(W)*2	H'00
H'FFE9	A/D control register	ADCR	R/W	H'7E

Notes: 1. Lower 16 bits of the address

^{2.} Only 0 can be written in bit 7, to clear the flag.

12.2 Register Descriptions

12.2.1 A/D Data Registers A to D (ADDRA to ADDRD)



The four A/D data registers (ADDRA to ADDRD) are 16-bit read-only registers that store the results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the A/D data register corresponding to the selected channel. The upper 8 bits of the result are stored in the upper byte of the A/D data register. The lower 2 bits are stored in the lower byte. Bits 5 to 0 of an A/D data register are reserved bits that always read 0. Table 12-3 indicates the pairings of analog input channels and A/D data registers.


The CPU can always read and write the A/D data registers. The upper byte can be read directly, but the lower byte is read through a temporary register (TEMP). For details see section 12.3, CPU Interface.

The A/D data registers are initialized to H'0000 by a reset and in standby mode.

Table 12-3 Analog Input Channels and A/D Data Registers

Analog Input Channel			
Group 0 Group 1		A/D Data Register	
$\overline{AN_0}$	AN ₄	ADDRA	
AN ₁	AN ₅	ADDRB	
AN ₂	AN ₆	ADDRC	
AN ₃	AN ₇	ADDRD	

12.2.2 A/D Control/Status Register (ADCSR)



A/D end flag

Indicates end of A/D conversion

Note: * Only 0 can be written, to clear the flag.

ADCSR is an 8-bit readable/writable register that selects the mode and controls the A/D converter. ADCSR is initialized to H'00 by a reset and in standby mode.

Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.

Bit 7

ADF Description [Clearing condition] (Initial value) Cleared by reading ADF while ADF = 1, then writing 0 in ADF 1 [Setting conditions] Single mode: A/D conversion ends Scan mode: A/D conversion ends in all selected channels

Bit 6—A/D Interrupt Enable (ADIE): Enables or disables the interrupt (ADI) requested at the end of A/D conversion.

Bit 6

ADIE	Description	
0	A/D end interrupt request (ADI) is disabled	(Initial value)
1	A/D end interrupt request (ADI) is enabled	

Bit 5—A/D Start (ADST): Starts or stops A/D conversion. The ADST bit remains set to 1 during A/D conversion. It can also be set to 1 by external trigger input at the \overline{ADTRG} pin.

Bit 5

ADST	Description	
0	A/D conversion is stopped	(Initial value)
1	Single mode: A/D conversion starts; ADST is automatically cleared to 0 ends.	when conversion
	Scan mode: A/D conversion starts and continues, cycling among the se until ADST is cleared to 0 by software, by a reset, or by a transition to s	•

Bit 4—Scan Mode (SCAN): Selects single mode or scan mode. For further information on operation in these modes, see section 12.4, Operation. Clear the ADST bit to 0 before switching the conversion mode.

Bit 4 SCAN Description

SCAN	Description	
0	Single mode	(Initial value)
1	Scan mode	

Bit 3—Clock Select (CKS): Selects the A/D conversion time. Clear the ADST bit to 0 before switching the conversion time.

Bit 3
CKS Description


CNS	Description	
0	Conversion time = 266 states (maximum)	(Initial value)
1	Conversion time = 134 states (maximum)	

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): These bits and the SCAN bit select the analog input channels. Clear the ADST bit to 0 before changing the channel selection.

G	r	C	ı	I	р	١	
_							

Selection	Channel Selection		Description		
CH2	CH1	CH0	Single Mode	Scan Mode	
0	0	0	AN ₀ (Initial value)	AN ₀	
		1	AN ₁	AN ₀ , AN ₁	
	1	0	AN ₂	AN ₀ to AN ₂	
		1	AN ₃	AN ₀ to AN ₃	
1	0	0	AN ₄	AN ₄	
		1	AN ₅	AN ₄ , AN ₅	
	1	0	AN ₆	AN ₄ to AN ₆	
		1	AN ₇	AN ₄ to AN ₇	

12.2.3 A/D Control Register (ADCR)



Enables or disables external triggering of A/D conversion

ADCR is an 8-bit readable/writable register that enables or disables external triggering of A/D conversion. ADCR is initialized to H'7F by a reset and in standby mode.

Bit 7—Trigger Enable (**TRGE**): Enables or disables external triggering of A/D conversion.

Bit 7 TRGE	Description	
0	A/D conversion cannot be externally triggered	(Initial value)
1	A/D conversion starts at the falling edge of the external trigger signal (AD	TRG)

Bits 6 to 0—Reserved: Read-only bits, always read as 1.

12.3 CPU Interface

ADDRA to ADDRD are 16-bit registers, but they are connected to the CPU by an 8-bit data bus. Therefore, although the upper byte can be be accessed directly by the CPU, the lower byte is read through an 8-bit temporary register (TEMP).

An A/D data register is read as follows. When the upper byte is read, the upper-byte value is transferred directly to the CPU and the lower-byte value is transferred into TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading an A/D data register, always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 12-2 shows the data flow for access to an A/D data register.




Figure 12-2 A/D Data Register Access Operation (Reading H'AA40)

12.4 Operation

The A/D converter operates by successive approximations with 10-bit resolution. It has two operating modes: single mode and scan mode.

12.4.1 Single Mode (SCAN = 0)


Single mode should be selected when only one A/D conversion on one channel is required. A/D conversion starts when the ADST bit is set to 1 by software, or by external trigger input. The ADST bit remains set to 1 during A/D conversion and is automatically cleared to 0 when conversion ends.

When conversion ends the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI interrupt is requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in ADF.

When the mode or analog input channel must be switched during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the mode or channel is changed.

Typical operations when channel 1 (AN₁) is selected in single mode are described next. Figure 12-3 shows a timing diagram for this example.

- Single mode is selected (SCAN = 0), input channel AN₁ is selected (CH2 = CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the result is transferred into ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- The A/D interrupt handling routine starts.
- 5. The routine reads ADCSR, then writes 0 in the ADF flag.
- 6. The routine reads and processes the conversion result (ADDRB).
- 7. Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps 2 to 7 are repeated.




12.4.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the ADST bit is set to 1 by software or external trigger input, A/D conversion starts on the first channel in the group (AN $_0$ when CH2 = 0, AN $_4$ when CH2 = 1). When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN $_1$ or AN $_5$) starts immediately. A/D conversion continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the A/D data registers corresponding to the channels.

When the mode or analog input channel selection must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels in group 0 (AN₀ to AN₂) are selected in scan mode are described next. Figure 12-4 shows a timing diagram for this example.

- 1. Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog input channels AN_0 to AN_2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion of the first channel (AN₀) is completed, the result is transferred into ADDRA. Next, conversion of the second channel (AN₁) starts automatically.
- 3. Conversion proceeds in the same way through the third channel (AN_2) .
- 4. When conversion of all selected channels $(AN_0 \text{ to } AN_2)$ is completed, the ADF flag is set to 1 and conversion of the first channel (AN_0) starts again. If the ADIE bit is set to 1, an ADI interrupt is requested at this time.
- 5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN₀).



12.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time t_D after the ADST bit is set to 1, then starts conversion. Figure 12-5 shows the A/D conversion timing. Table 12-4 indicates the A/D conversion time.

As indicated in figure 12-5, the A/D conversion time includes $t_{\rm D}$ and the input sampling time. The length of $t_{\rm D}$ varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 12-4.

In scan mode, the values given in table 12-4 apply to the first conversion. In the second and subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 states when CKS = 1.




Figure 12-5 A/D Conversion Timing

Table 12-4 A/D Conversion Time (Single Mode)

			CKS = 0		CKS = 1		
	Symbol	Min	Тур	Max	Min	Тур	Max
Synchronization delay	t _D	10	_	17	6	_	9
Input sampling time	t _{SPL}	_	80	_	_	40	_
A/D conversion time	t _{CONV}	259	_	266	131	_	134

Note: Values in the table are numbers of states.

12.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGE bit is set to 1 in ADCR, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A high-to-low transition at the $\overline{\text{ADTRG}}$ pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as if the ADST bit had been set to 1 by software. Figure 12-6 shows the timing.




Figure 12-6 External Trigger Input Timing

12.5 Interrupts

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The ADI interrupt request can be enabled or disabled by the ADIE bit in ADCSR.

12.6 Usage Notes

When using the A/D converter, note the following points:

Analog Input Voltage Range: During A/D conversion, the voltages input to the analog input pins AN_n should be in the range $AV_{SS} \le AN_n \le V_{REF}$. (n = 0 to 7)

 AV_{CC} and AV_{SS} Input Voltages: AV_{SS} should have the following values: $AV_{SS} = V_{SS}$. If the A/D converter is not used, the values should be $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$.

 V_{REF} Input Range: The analog reference voltage input at the V_{REF} pin should be in the range $V_{REF} \le AV_{CC}$. If the A/D converter is not used, the value should be $V_{REF} = V_{CC}$.

Section 13 RAM

13.1 Overview

The H8/3032 has 2 kbytes of on-chip static RAM, the H8/3031 has 1 kbyte, and the H8/3030 has 512 bytes. The RAM is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states, making the RAM suitable for rapid data transfer.

The H8/3032 on-chip RAM is assigned to addresses H'FF710 to H'FF0F in modes 1 and 3, and addresses H'F7 10 to H'FF0F in mode 2. The H8/3031 on-chip RAM is assigned to addresses H'FFB10 to H'FF0F in modes 1 and 3, and addresses H'FF0F in mode 2. The H8/3030 on-chip RAM is assigned to addresses H'FFD10 to H'FF0F in modes 1 and 3, and addresses H'FD10 to H'FF0F in mode 2. The RAM enable bit (RAME) in the system control register (SYSCR) can enable or disable the on-chip RAM.

13.1.1 Block Diagram

Figure 13-1 shows a block diagram of the on-chip RAM.




Figure 13-1 RAM Block Diagram (H8/3031 in Mode 2)

13.1.2 Register Configuration


The on-chip RAM is controlled by the system control register (SYSCR). Table 13-1 gives the address and initial value of SYSCR.

Table 13-1 RAM Control Register

Address*	Name	Abbreviation	R/W	Initial Value
H'FFF2	System control register	SYSCR	R/W	H'0B

Note: * Lower 16 bits of the address

13.2 System Control Register (SYSCR)



One function of SYSCR is to enable or disable access to the on-chip RAM. The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details about the other bits, see section 3.3, System Control Register.

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized at the rising edge of the input at the \overline{RES} pin. It is not initialized in software standby mode.

Bit 0 RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

13.3 Operation

13.3.1 Mode 1

When the RAME bit is set to 1 in mode 1, accesses to addresses H'FF710 to H'FFF0F of the H8/3032, to addresses H'FFB10 to H'FFF0F of the H8/3031, and to addresses H'FFD10 to H'FFF0F of the H8/3030 are directed to the on-chip RAM space. When the RAME bit is cleared to 0, accesses to such addresses are directed to the off-chip address space.

13.3.2 Modes 2 and 3

When the RAME bit is set to 1 in modes 2 and 3, accesses to addresses H'F710 to H'FF0F of the H8/3032, to addresses H'FB10 to H'FF0F of the H8/3031, and to addresses H'FD10 to H'FF0F of the H8/3030 are directed to the on-chip RAM space. When the RAME bit is cleared to 0, read accesses to such addresses always return H'FF and write accesses are ignored. Note that these addresses represent the lower 16 bits of the address.

Section 14 ROM


14.1 Overview

The H8/3030 has 16 kbytes of on-chip ROM, the H8/3031 has 32 kbytes, and the H8/3032 has 64 kbytes. The ROM is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states, enabling rapid data transfer.

The PROM version of the H8/3032 can be set to PROM mode and programmed with a general-purpose PROM programmer.

14.1.1 Block Diagram

Figure 14-1 shows a block diagram of the ROM.



Figure~14-1~ROM~Block~Diagram~(H8/3032)

14.2 PROM Mode

14.2.1 PROM Mode Setting

In PROM mode, the H8/3032 version with on-chip PROM suspends its microcontroller functions, enabling the on-chip PROM to be programmed. The programming method is the same as for the HN27C101, except that page programming is not supported. Table 14-1 indicates how to select PROM mode.

Table 14-1 Selecting PROM Mode

Pins	Setting
Two mode pins (MD ₁ and MD ₀)	Low
STBY pin	
P5 ₁ and P5 ₀	High

14.2.2 Socket Adapter and Memory Map

The PROM is programmed using a general-purpose PROM programmer with a socket adapter to convert to 32 pins. Table 14-2 lists the socket adapter for each package option. Figure 14-2 shows the pin assignments of the socket adapter. Figure 14-3 shows a memory map in PROM mode.

Table 14-2 Socket Adapter

Microcontroller	Package	Socket Adapter		
H8/3032	80-pin QFP (FP-80A)	HS3032ESH01H		
	80-pin TQFP (TFP-80C)	HS3032ESN01H		

The size of the H8/3032 PROM is 64 kbytes. Figure 14-3 shows a memory map in PROM mode. H'FF data should be specified for unused address areas in the on-chip PROM.

When programming the H8/3032 with a PROM programmer, set the address range to H'0000 to H'FFFF and specify H'FF data for addresses H'10000 and up. If H'10000 and higher addresses are programmed by mistake, it may become impossible to program or verify the PROM. Attempts to program in page-programming mode may have the same result.




Figure 14-2 Socket Adapter Pin Assignments




Figure 14-3 H8/3032 Memory Map in PROM Mode

14.3 Programming

Table 14-3 indicates how to select the program, verify, and other modes in PROM mode.

Table 14-3 Mode Selection in PROM Mode

				Pins						
Mode	CE	OE	PGM	V _{PP}	V _{CC}	EO ₇ to EO ₀	EA ₁₆ to EA ₀			
Program	L	Н	L	V _{PP}	V _{CC}	Data input	Address input			
Verify	L	L	Н	V_{PP}	V _{CC}	Data output	Address input			
Program inhibited	L	L	L	V _{PP}	V _{CC}	High impedance	Address input			
	L	Н	Н							
	Н	L	L							
	Н	Н	Н							

Legend

L: Low voltage level
H: High voltage level
V_{PP}: V_{PP} voltage level
V_{CC}: V_{CC} voltage level

Read/write specifications are the same as for the standard HN27C101 EPROM, except that page programming is not supported. Do not select page programming mode. A PROM programmer that supports only page-programming mode cannot be used. When selecting a PROM programmer, check that it supports a byte-at-a-time high-speed programming mode. Be sure to set the address range to H'0000 to H'FFFF.

14.3.1 Programming and Verification

An efficient, high-speed programming procedure can be used to program and verify PROM data. This procedure programs the chip quickly without subjecting it to voltage stress and without sacrificing data reliability. Unused address areas contain H'FF data. Figure 14-4 shows the basic high-speed programming flowchart. Tables 14-4 and 14-5 list the electrical characteristics of the chip during programming. Figure 14-5 shows a timing chart.




Figure 14-4 High-Speed Programming Flowchart

Table 14-4 DC Characteristics

—Preliminary—

(Conditions: V_{CC} = 6.0 V ± 0.25 V, V_{PP} = 12.5 V ± 0.3 V, V_{SS} = 0 V, T_a = 25°C ± 5 °C)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input high voltage	$\begin{array}{c} EO_7 \ to \ EO_0, \\ \underline{EA_{16}} \ to \ EA_0, \\ \overline{OE}, \overline{CE}, \overline{PGM} \end{array}$	V _{IH}	2.4	_	V _{CC} + 0.3	V	
Input low voltage	$\begin{array}{c} EO_7 \ to \ EO_0, \\ \underline{EA_{16}} \ to \ EA_0, \\ \overline{OE}, \overline{CE}, \overline{PGM} \end{array}$	V _{IL}	-0.3	_	0.8	V	
Output high voltage	EO ₇ to EO ₀	V _{OH}	2.4	_	_	V	I _{OH} = -200 μA
Output low voltage	EO ₇ to EO ₀	V _{OL}	_	_	0.45	V	I _{OL} = 1.6 mA
Input leakage current	$\begin{array}{c} EO_7 \ to \ EO_0, \\ \underline{EA_{16}} \ to \ EA_0, \\ \overline{OE}, \overline{CE}, \overline{PGM} \end{array}$	I _{LI}	_	_	2	μΑ	V _{in} = 5.25 V/0.5 V
V _{CC} current		I _{CC}	_	_	40	mA	
V _{PP} current		I _{PP}	_	_	40	mA	

Table 14-5 AC Characteristics

(Conditions: V_{CC} = 6.0 V ± 0.25 V, V_{PP} = 12.5 V ± 0.3 V, T_a = 25°C ± 5 °C)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	2	_	_	μs	Figure 14-5*1
OE setup time	t _{OES}	2	_	_	μs	_
Data setup time	t _{DS}	2	_	_	μs	_
Address hold time	t _{AH}	0	_	_	μs	_
Data hold time	t _{DH}	2	_	_	μs	_
Data output disable time	t _{DF} *2	_	_	130	ns	_
V _{PP} setup time	t _{VPS}	2	_	_	μs	_
Programming pulse width	t _{PW}	0.19	0.20	0.21	ms	_
PGM pulse width for overwrite programming	t _{OPW} *3	0.19	_	5.25	ms	_
V _{CC} setup time	t _{VCS}	2	_	_	μs	_
CE setup time	t _{CES}	2	_	_	μs	_
Data output delay time	t _{OE}	0	_	150	ns	_

Notes: 1. Input pulse level: 0.8 V to 2.2 V Input rise time and fall time ≤ 20 ns

Timing reference levels: 1.0 V and 2.0 V for input; 0.8 V and 2.0 V for output

^{2.} t_{DF} is defined at the point where the output is in the open state and the output level cannot be read.

^{3.} $t_{\mbox{\scriptsize OPW}}$ is defined by the value given in the flowchart.




Figure 14-5 PROM Program/Verify Timing

14.3.2 Programming Precautions

Program with the specified voltages and timing.

The programming voltage (V_{PP}) in PROM mode is 12.5 V.

Applied voltages in excess of the rated values can permanently destroy the chip. Be particularly careful about the PROM programmer's overshoot characteristics.

If the PROM programmer is set to Hitachi HN27C101 specifications, V_{PP} will be 12.5 V.

- Before programming, check that the chip is correctly mounted in the PROM programmer.
 Overcurrent damage to the chip can result if the index marks on the PROM programmer, socket adapter, and chip are not correctly aligned.
- Don't touch the socket adapter or chip while programming. Touching either of these can cause contact faults and write errors.
- Select the programming mode carefully. The chip cannot be programmed in page programming mode.
- The H8/3032 PROM size is 64 kbytes. Set the address range to H'0000 to H'FFFF. When programming, assign H'FF data to the unused address area (H'10000 to H'1FFFF).

14.4 Reliability of Programmed Data

A highly effective way to improve data retention characteristics is to bake the programmed chips at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 14-6 shows the recommended screening procedure.




Figure 14-6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is in use, stop programming and check the PROM programmer and socket adapter for defects. Please inform Hitachi of any abnormal conditions noted during or after programming or in screening of program data after high-temperature baking.

404

Section 15 Clock Pulse Generator

15.1 Overview

The H8/3032 Series has a built-in clock pulse generator (CPG) that generates the system clock (\emptyset) and other internal clock signals (\emptyset /2 to \emptyset /4096). The clock pulse generator consists of an oscillator circuit, a duty adjustment circuit, and prescalers.

15.1.1 Block Diagram

Figure 15-1 shows a block diagram of the clock pulse generator.




Figure 15-1 Block Diagram of Clock Pulse Generator

15.2 Oscillator Circuit

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock signal.

15.2.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as in the example in figure 15-2. The damping resistance Rd should be selected according to table 15-1. An AT-cut parallel-resonance crystal should be used.




Figure 15-2 Connection of Crystal Resonator (Example)

Table 15-1 Damping Resistance Value

Frequency (MHz)	2	4	8	10	12	16
Rd (Ω)	1 k	500	200	0	0	0

Crystal Resonator: Figure 15-3 shows an equivalent circuit of the crystal resonator. The crystal resonator should have the characteristics listed in table 15-2.




Figure 15-3 Crystal Resonator Equivalent Circuit

Table 15-2 Crystal Resonator Parameters

Frequency (MHz)	2	4	8	10	12	16	
Rs max (Ω)	500	120	80	70	60	50	
Co (pF)				7 pF max			

Use a crystal resonator with a frequency equal to the system clock frequency (ø).

Notes on Board Design: When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation. See figure 15-4.

When the board is designed, the crystal resonator and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins.




Figure 15-4 Example of Incorrect Board Design

15.2.2 External Clock Input

Circuit Configuration: An external clock signal can be input as shown in the examples in figure 15-5. In example b, the clock should be held high in standby mode.

If the XTAL pin is left open, the stray capacitance should not exceed 10 pF.




Figure 15-5 External Clock Input (Examples)

External Clock: The external clock frequency should be equal to the system clock frequency (ø). Table 15-3 and figure 15-6 indicate the clock timing.

Table 15-3 Clock Timing

		V _{CC} 2.7 \	= / to 5.5 V	V _{CC} =	5.0 V ± 10%			
Item	Symbol	Min	Max	Min	Max	Unit	Test Condi	tions
External clock rise time	t _{EXr}	_	10	_	5	ns	Figure 15-16	
External clock fall time	t _{EXf}	_	10	_	5	ns		
External clock	_	30	70	30	70	%	ø ≥ 5 MHz	Figure
input duty (a/t _{cyc})		40	60	40	60	%	ø < 5 MHz	15-6
ø clock duty (b/t _{cyc})	_	40	60	40	60	%	Figure 15-6	




Figure 15-6 External Clock Input Timing

15.3 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty cycle of the clock signal from the oscillator to generate the system clock (\emptyset) .

15.4 Prescalers

The prescalers divide the system clock (\emptyset) to generate internal clocks (\emptyset /2 to \emptyset /4096).

Section 16 Power-Down State

16.1 Overview

The H8/3032 Series has a power-down state that greatly reduces power consumption by halting CPU functions. The power-down state includes the following three modes:

- Sleep mode
- Software standby mode
- Hardware standby mode

Table 16-1 indicates the methods of entering and exiting these power-down modes and the status of the CPU and on-chip supporting modules in each mode.

Table 16-1 Power-Down State

		State							
Mode	Entering Conditions	Clock	CPU	CPU Registers	Supporting Functions	RAM	I/O Ports	Exiting Conditions	
Sleep mode	SLEEP instruc- tion executed while SSBY = 0 in SYSCR	Active	Halted	Held	Active	Held	Held	• Interrupt • RES • STBY	
Software standby mode	SLEEP instruc- tion executed while SSBY = 1 in SYSCR	Halted	Halted	Held	Halted and reset	Held	Held	• NMI • IRQ ₀ to IRQ ₂ • RES • STBY	
Hardware standby mode	Low input at STBY pin	Halted	Halted	Undeter mined	Halted and reset	Held*	High impedance	• STBY • RES	

Note: * The RAME bit must be cleared to 0 in SYSCR before the transition from the program execution state to hardware standby mode.

Legend

SYSCR: System control register SSBY: Software standby bit

16.2 Register Configuration


The H8/3032 Series' system control register (SYSCR) controls the power-down state. Table 16-2 summarizes this register.

Table 16-2 Control Register

Address*	Name	Abbreviation	R/W	Initial Value
H'FFF2	System control register	SYSCR	R/W	H'0B

Note: * Lower 16 bits of the address.

16.2.1 System Control Register (SYSCR)



SYSCR is an 8-bit readable/writable register. Bit 7 (SSBY) and bits 6 to 4 (STS2 to STS0) control the power-down state. For information on the other SYSCR bits, see section 3.3, System Control Register.

Bit 7—Software Standby (SSBY): Enables transition to software standby mode. When software standby mode is exited by an external interrupt, this bit remains set to 1 after the return to normal operation. To clear this bit, write 0.

Bit 7 SSBY Description O SLEEP instruction causes transition to sleep mode (Initial value) SLEEP instruction causes transition to software standby mode

Bits 6 to 4—Standby Timer Select (STS2 to STS0): These bits select the length of time the CPU and on-chip supporting modules wait for the clock to settle when software standby mode is exited by an external interrupt. If the clock is generated by a crystal resonator, set these bits according to the clock frequency so that the waiting time will be at least 8 ms. See table 16-3. If an external clock is used, any setting is permitted.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8192 states	(Initial value)
		1	Waiting time = 16384 states	
	1	0	Waiting time = 32768 states	
		1	Waiting time = 65536 states	
1	0	_	Waiting time = 131072 states	
	1	_	Illegal setting	

16.3 Sleep Mode

16.3.1 Transition to Sleep Mode

When the SSBY bit is cleared to 0 in the system control register (SYSCR), execution of the SLEEP instruction causes a transition from the program execution state to sleep mode. Immediately after executing the SLEEP instruction the CPU halts, but the contents of its internal registers are retained. The on-chip supporting modules do not halt in sleep mode.

16.3.2 Exit from Sleep Mode

Sleep mode is exited by an interrupt, or by input at the \overline{RES} or \overline{STBY} pin.

Exit by Interrupt: An interrupt terminates sleep mode and causes a transition to the interrupt exception handling state. Sleep mode is not exited by an interrupt source in an on-chip supporting module if the interrupt is disabled in the on-chip supporting module. Sleep mode is not exited by an NMI interrupt if masked in the CPU.

Exit by \overline{RES} Input: Low input at the \overline{RES} pin exits from sleep mode to the reset state.

Exit by \overline{STBY} Input: Low input at the \overline{STBY} pin exits from sleep mode to hardware standby mode.

16.4 Software Standby Mode

16.4.1 Transition to Software Standby Mode

To enter software standby mode, execute the SLEEP instruction while the SSBY bit is set to 1 in SYSCR.

In software standby mode, current dissipation is reduced to an extremely low level because the CPU, clock, and on-chip supporting modules all halt. The on-chip supporting modules are reset. As long as the specified voltage is supplied, however, CPU register contents and on-chip RAM data are retained. The settings of the I/O ports are also held.

16.4.2 Exit from Software Standby Mode

Software standby mode can be exited by input of an external interrupt at the NMI, $\overline{IRQ_0}$, $\overline{IRQ_1}$, or $\overline{IRQ_2}$ pin, or by input at the \overline{RES} or \overline{STBY} pin.

Exit by Interrupt: When an NMI, IRQ_0 , IRQ_1 , or IRQ_2 interrupt request signal is received, the clock oscillator begins operating. After the oscillator settling time selected by bits STS2 to STS0 in SYSCR, stable clock signals are supplied to the entire H8/3032 Series chip, software standby mode ends, and interrupt exception handling begins. Software standby mode is not exited if the interrupt enable bits of interrupts IRQ_0 , IRQ_1 , and IRQ_2 are cleared to 0, or if these interrupts are masked in the CPU.

Exit by RES Input: When the \overline{RES} input goes low, the clock oscillator starts and clock pulses are supplied immediately to the entire H8/3032 Series chip. The \overline{RES} signal must be held low long enough for the clock oscillator to stabilize. When \overline{RES} goes high, the CPU starts reset exception handling.

Exit by STBY Input: Low input at the STBY pin causes a transition to hardware standby mode.

16.4.3 Selection of Waiting Time for Exit from Software Standby Mode

Bits STS2 to STS0 in SYSCR should be set as follows.

Crystal Resonator: Set STS2 to STS0 so that the waiting time (for the clock to stabilize) is at least 8 ms. Table 16-3 indicates the waiting times that are selected by STS2 to STS0 settings at various system clock frequencies.

External Clock: Any value may be set in the clock-halving version. Normally the minimum value (STS2 = STS1 = STS0 = 1) is recommended. In the 1:1 clock version, any value other than the minimum value may be set.

Table 16-3 Clock Frequency and Waiting Time for Clock to Settle

STS2	STS1	STS0	Waiting Time	16 MHZ	12 MHz	10 MHz	8 MHz	6 MHz	4 MHz	2 MHz	Unit
0	0	0	8192 states	0.51	0.65	8.0	1.0	1.3	2.0	4.1	ms
0	0	1	16384 states	1.0	1.3	1.6	2.0	2.7	4.1 [8.2	
0	1	0	32768 states	2.0	2.7	3.3	4.1	5.5	8.2	16.4	
0	1	1	65536 states	4.1	5.5	6.6	8.2	10.9	16.4	32.8	
1	0	_	131072 [states	8.2	10.9	13.1	16.4	21.8	32.8	65.5	
1	1	_				Illegal se	etting				

: Recommended setting

Note: * This setting cannot be used in the 1:1 clock version.

16.4.4 Sample Application of Software Standby Mode

Figure 16-1 shows an example in which software standby mode is entered at the fall of NMI and exited at the rise of NMI.

With the NMI edge select bit (NMIEG) cleared to 0 in SYSCR (selecting the falling edge), an NMI interrupt occurs. Next the NMIEG bit is set to 1 (selecting the rising edge) and the SSBY bit is set to 1; then the SLEEP instruction is executed to enter software standby mode.

Software standby mode is exited at the next rising edge of the NMI signal .




Figure 16-1 NMI Timing for Software Standby Mode (Example)

16.4.5 Note

The I/O ports retain their existing states in software standby mode. If a port is in the high output state, its output current is not reduced.

16.5 Hardware Standby Mode

16.5.1 Transition to Hardware Standby Mode

Regardless of its current state, the chip enters hardware standby mode whenever the \overline{STBY} pin goes low. Hardware standby mode reduces power consumption drastically by halting all functions of the CPU and on-chip supporting modules. All modules are reset except the on-chip RAM. As long as the specified voltage is supplied, on-chip RAM data is retained. I/O ports are placed in the high-impedance state.

Clear the RAME bit to 0 in SYSCR before STBY goes low to retain on-chip RAM data.

The inputs at the mode pins (MD1 to MD0) should not be changed during hardware standby mode.

16.5.2 Exit from Hardware Standby Mode

Hardware standby mode is exited by inputs at the \overline{STBY} and \overline{RES} pins. While \overline{RES} is low, when \overline{STBY} goes high, the clock oscillator starts running. \overline{RES} should be held low long enough for the clock oscillator to settle. When \overline{RES} goes high, reset exception handling begins, followed by a transition to the program execution state.

16.5.3 Timing for Hardware Standby Mode

Figure 16-2 shows the timing relationships for hardware standby mode. To enter hardware standby mode, first drive \overline{RES} low, then drive \overline{STBY} low. To exit hardware standby mode, first drive \overline{STBY} high, wait for the clock to settle, then bring \overline{RES} from low to high.




Figure 16-2 Hardware Standby Mode Timing

Section 17 Electrical Characteristics

17.1 Absolute Maximum Ratings

Table 17-1 lists the absolute maximum ratings.

Table 17-1 Absolute Maximum Ratings

		—P:	reliminary—
Item	Symbol	Value	Unit
Power supply voltage	V _{CC}	-0.3 to +7.0	V
Programming voltage	V _{PP}	-0.3 to +13.5	V
Input voltage (except port 7)	V _{IN}	-0.3 to V _{CC} +0.3	V
Input voltage (port 7)	V _{IN}	-0.3 to AV _{CC} +0.3	V
Reference voltage	V _{REF}	-0.3 to AV _{CC} +0.3	V
Analog power supply voltage	AV _{CC}	-0.3 to +7.0	V
Analog input voltage	V _{AN}	-0.3 to AV _{CC} +0.3	V
Operating temperature	T _{opr}	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T _{stg}	–55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

17.2 Electrical Characteristics

17.2.1 DC Characteristics

Table 17-2 lists the DC characteristics. Table 17-3 lists the permissible output currents.

Table 17-2 DC Characteristics

$$\begin{aligned} &\text{Conditions: } V_{CC}=5.0 \text{ V} \pm 10\%, \text{AV}_{CC}=5.0 \text{ V} \pm 10\%, \text{V}_{REF}=4.5 \text{ V to AV}_{CC}, \\ &V_{SS}=AV_{SS}=0 \text{ V*, } T_a=-20^{\circ}\text{C to } +75^{\circ}\text{C (regular specifications)}, \\ &T_a=-40^{\circ}\text{C to } +85^{\circ}\text{C (wide-range specifications)} \end{aligned}$$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	Port A,	V _T -	1.0	_	_	V	_
trigger input voltages	P8 ₀ to P8 ₂ ,	V_T^+	_	_	$V_{\text{CC}} \times 0.7$	V	
	PB ₀ to PB ₃	$V_T^+ - V_T^-$	0.4	_	_	V	
Input high voltage	$\overline{\text{RES}}$, $\overline{\text{STBY}}$, NMI, MD ₁ , MD ₀	V _{IH}	V _{CC} - 0.7	_	V _{CC} + 0.3	V	
	EXTAL	_	$\underline{V_{CC}\times 0.7}$	_	$V_{CC} + 0.3$	V	_
	Port 7	_	2.0	_	$AV_{CC} + 0.3$	3 V	_
	Ports 1, 2, 3, 5, 6, 9, P8 ₃ , PB ₄ to PB ₇		2.0	_	V _{CC} + 0.3	V	
Input low voltage	\overline{RES} , \overline{STBY} , MD_1 , MD_0	V _{IL}	-0.3	_	0.5	V	
	NMI, EXTAL, ports 1, 2, 3, 5, 6, 7, 9, P8 ₃ , PB ₄ to PB ₇		-0.3	_	0.8	V	-
Output high	All output pins	V _{OH}	V _{CC} - 0.5	_	_	V	I _{OH} = -200 μA
voltage			3.5	_	_	V	I _{OH} = -1 mA

Note: * If the A/D converter is not used, do not leave the AV $_{CC}$, AV $_{SS}$, and V $_{REF}$ pins open. Connect AV $_{CC}$ and V $_{REF}$ to V $_{CC}$, and connect AV $_{SS}$ to V $_{SS}$.

Table 17-2 DC Characteristics (cont)

Conditions: V_{CC} = 5.0 V \pm 10%, AV_{CC} = 5.0 V \pm 10%, V_{REF} = 4.5 V to AV_{CC} , $V_{SS} = AV_{SS} = 0 V^{*1}$, $T_a = -20^{\circ}$ C to +75°C (regular specifications), $T_a = -40$ °C to +85°C (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Output low voltage	All output pins (except RESO)		_	_	0.4	V	I _{OL} = 1.6 mA
	Ports 1, 2, 5 and B		_	_	1.0	V	I _{OL} = 10 mA
	RESO		_	_	0.4	V	$I_{OL} = 2.6 \text{ mA}$
Input leakage current	RES, MD ₁ , MD ₀	I _{IN}	_	_	1.0	μA	$V_{IN} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
	Port 7		_	_	1.0	μΑ	$V_{IN} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage current	Ports 1, 2, 3, 4, 5, 6, 8 to B	I _{TS1}	_	_	1.0	μA	$V_{IN} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
(off state)	RESO		_	_	10.0	μA	$V_{IN} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
Input pull-up current	Ports 2 and 5	−l _P	50	_	300	μA	V _{IN} = 0 V
Input	NMI	C _{IN}		_	50	pF	$V_{IN} = 0 V$
capacitance	All input pins except NMI		_	_	15		f = 1 MHz $T_a = 25$ °C
Current dissipation*2	Normal operation	I _{CC}	_	45	60	mA	f = 16 MHz
	Sleep mode		_	32	45	mA	f = 16 MHz
	Standby		_	0.01	5.0	μΑ	T _a ≤ 50°C
	mode*3		_	_	20.0	μΑ	50°C < T _a

Notes: 1. If the A/D converter is not used, do not leave the AV $_{\rm CC}$, AV $_{\rm SS}$, and V $_{\rm REF}$ pins open.

Connect AV_{CC} and V_{REF} to V_{CC}, and connect AV_{SS} to V_{SS}.

2. Current dissipation values are for V_{IHmin} = V_{CC} – 0.5 V and V_{ILmax} = 0.5 V with all output pins unloaded and the on-chip pull-up transistors in the off state.

^{3.} The values are for V_{RAM} \leq V_{CC} < 4.5 V, V_{IHmin} = V_{CC} \times 0.9, and V_{ILmax} = 0.3 V.

Table 17-2 DC Characteristics (cont)

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{REF} = 4.5 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}^{*1}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Analog power supply current	During A/D conversion	Al _{CC}	_	1.2	2.0	mA	_
	Idle		_	0.01	5.0	μΑ	
Reference current	During A/D conversion	AI_{CC}	_	0.3	0.6	mA	V _{REF} = 5.0 V
	Idle		_	0.01	5.0	μA	
RAM standby v	roltage	V_{RAM}	2.0	_	_	V	

Notes: 1. If the A/D converter is not used, do not leave the AV_{CC}, AV_{SS}, and V_{REF} pins open.

- Connect AV_{CC} and V_{REF} to V_{CC}, and connect AV_{SS} to V_{SS}.

 2. Current dissipation values are for V_{IHmin} = V_{CC} 0.5 V and V_{ILmax} = 0.5 V with all output pins unloaded and the on-chip pull-up transistors in the off state.
- 3. The values are for $V_{RAM} < V_{CC} < 4.5 \text{ V}$, $V_{IHmin} = V_{CC} \times 0.9$, and $V_{ILmax} = 0.3 \text{ V}$.

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{REF} = 2.7 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V*}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	Port A,	V _T -	$V_{CC} \times 0.2$	_	_	V	
trigger input voltages	$P8_0$ to $P8_2$, PB_0 to PB_3	V _T +	_	_	$V_{\text{CC}} \times 0.7$	V	_
voltages i	. 20 10 . 23	$V_T^+ - V_T^-$	$V_{CC} \times 0.07$	_	_	V	-
Input high voltage	RES, STBY, NMI, MD ₁ , MD ₀	V _{IH}	V _{CC} × 0.9	_	V _{CC} + 0.3	V	
	EXTAL	_	$V_{CC} \times 0.7$	_	V _{CC} + 0.3	V	-
	Port 7	_	$V_{CC} \times 0.7$	_	AV _{CC} + 0.3	V	-
	Ports 1, 2, 3, 5, 6, 9, P8 ₃ , PB ₄ to PB ₇	-	V _{CC} ×0.7	_	V _{CC} + 0.3	V	-

Note: * If the A/D converter is not used, do not leave the AV $_{CC}$, AV $_{SS}$, and V $_{REF}$ pins open. Connect AV $_{CC}$ and V $_{REF}$ to V $_{CC}$, and connect AV $_{SS}$ to V $_{SS}$.

Table 17-2 DC Characteristics (cont)

Conditions: V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{REF} = 2.7 V to AV_{CC} , V_{SS} = AV_{SS} = 0 V*, T_a = -20°C to +75°C (regular specifications), T_a = -40°C to +85°C (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input low voltage	$\overline{\text{RES}}$, $\overline{\text{STBY}}$, MD_1 , MD_0	V _{IL}	-0.3	_	$V_{CC} \times 0.1$	V	
	NMI, EXTAL, ports 1, 2, 3,		-0.3	_	$V_{\text{CC}} \times 0.2$	V	V _{CC} < 4.0 V
	5, 6, 7, 9, P8 ₃ , PB ₄ to PB ₇				0.8	V	V _{CC} = 4.0 to 5.5 V
Output high	All output pins	V_{OH}	V _{CC} - 0.5	_	_	V	$I_{OH} = -200 \mu A$
voltage			V _{CC} - 1.0	_	_	V	$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins (except RESO)		_	_	0.4	V	I _{OL} = 1.6 mA
	Ports 1, 2, 5 and B		_	_	1.0	V	$\begin{split} &V_{CC} \leq 4 \text{ V,} \\ &I_{OL} = 5 \text{ mA,} \\ &4 \text{ V} \leq V_{CC} \leq 5.5 \text{ V,} \\ &I_{OL} = 10 \text{ mA} \end{split}$
	RESO	•	_	_	0.4	V	I _{OL} = 1.6 mA
Input leakage current	RES, MD ₁ , MD ₀	I _{IN}	_	_	1.0	μA	$V_{IN} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
	Port 7		_	_	1.0	μA	$V_{IN} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage	Ports 1, 2, 3, 5, 6, 8 to B	I _{TS1}	_	_	1.0	μA	$V_{IN} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
current (off state)	RESO		_	_	10.0	μA	$V_{IN} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
Input pull-up current	Ports 2 and 5	−l _P	10	_	300	μΑ	$V_{CC} = 2.7 \text{ V to}$ 5.5 V, $V_{IN} = 0 \text{ V}$

Note: * If the A/D converter is not used, do not leave the AV $_{CC}$, AV $_{SS}$, and V $_{REF}$ pins open. Connect AV $_{CC}$ and V $_{REF}$ to V $_{CC}$, and connect AV $_{SS}$ to V $_{SS}$.

Table 17-2 DC Characteristics (cont)

Conditions: V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{REF} = 2.7 V to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}^{*1}, \text{ T}_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40$ °C to +85°C (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input	NMI	C _{IN}	_	_	50	pF	V _{IN} = 0 V
capacitance	All input pins except NMI	_	_	_	15		f = 1 MHz $T_a = 25^{\circ}\text{C}$
Current dissipation*2	Normal operation	I _{CC} *4	_	12 (3.0 V)	31.8 (5.5 V)	mA	f = 8 MHz
	Sleep mode	-	_	8 (3.0 V)	23.0 (5.5 V)	mA	f = 8 MHz
	Standby mode*3	_	_	0.01	5.0	μΑ	T _a ≤ 50°C
			_	_	20.0	μΑ	50°C < T _a
Analog power	During A/D	Al _{CC}	_	1.0	2.0	mA	AV _{CC} = 3.0 V
supply current	conversion		_	1.2	_	mA	AV _{CC} = 5.0 V
	Idle	_	_	0.01	5.0	μΑ	
Reference	During A/D	Al _{CC}	_	0.2	0.4	mA	V _{REF} = 3.0 V
current	conversion		_	0.3	_	mA	V _{REF} = 5.0 V
	Idle	-	_	0.01	5.0	μΑ	
RAM standby v	RAM standby voltage		2.0	_	_	V	

- Notes: 1. If the A/D converter is not used, do not leave the AV_{CC}, AV_{SS}, and V_{REF} pins open. Connect AV_{CC} and V_{REF} to V_{CC}, and connect AV_{SS} to V_{SS}.
 2. Current dissipation values are for V_{IHmin} = V_{CC} 0.5 V and V_{ILmax} = 0.5 V with all output pins unloaded and the on-chip pull-up transistors in the off state.
 - 3. The values are for $V_{RAM} \le V_{CC} < 2.7$ V, $V_{IHmin} = V_{CC} \times 0.9$, and $V_{ILmax} = 0.3$ V.
 - 4. I_{CC} depends on V_{CC} and f as follows:

 $I_{CCmax} = 1.0 \text{ (mA)} + 0.7 \text{ (mA/MHz} \cdot \text{V)} \times \text{V}_{CC} \times \text{f [normal mode]}$

 $I_{CCmax} = 1.0 \text{ (mA)} + 0.5 \text{ (mA/MHz} \cdot \text{V)} \times V_{CC} \times \text{f [sleep mode]}$

Table 17-2 DC Characteristics (cont)

Conditions: V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, V_{REF} = 3.0 V to AV_{CC}, $V_{SS} = AV_{SS} = 0 \text{ V*}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regular specifications)}, \\ T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C (wide-range specifications)}$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	Port A,	V _T -	$V_{CC} \times 0.2$	_	_	V	
trigger input voltages	$P8_0$ to $P8_2$, PB_0 to PB_3	V _T +	_	_	$V_{CC} \times 0.7$	V	_
	. 20 10 1 23	$V_T^+ - V_T^-$	V _{CC} × 0.07	_	_	V	_
Input high voltage	RES, STBY, NMI, MD ₁ , MD ₀	V _{IH}	V _{CC} × 0.9	_	V _{CC} + 0.3	V	
	EXTAL		$V_{CC} \times 0.7$	_	$V_{CC} + 0.3$	V	_
	Port 7		$V_{CC} \times 0.7$	_	$AV_{CC} + 0.3$	V	_
5	Ports 1, 2, 3, 5, 6, 9, P8 ₃ , PB ₄ to PB ₇		$V_{CC} \times 0.7$	_	V _{CC} + 0.3	V	
Input low voltage	$\overline{\text{RES}}, \overline{\text{STBY}}, \\ \text{MD}_1, \text{MD}_0$	V_{IL}	-0.3	_	$V_{CC} \times 0.1$	V	
	NMI, EXTAL, ports 1, 2, 3,	-	-0.3	_	$V_{CC} \times 0.2$	V	V _{CC} < 4.0 V
	5, 6, 7, 9, P8 ₃ , PB ₄ to PB ₇				0.8	V	V _{CC} = 4.0 to 5.5 V
Output high	All output pins	V _{OH}	V _{CC} - 0.5		_	V	I _{OH} = -200 μA
voltage			$\frac{V_{CC} - 0.5}{V_{CC} - 1.0}$		_	V	I _{OH} = -1 mA

Note: * If the A/D converter is not used, do not leave the AV $_{\rm CC}$, AV $_{\rm SS}$, and V $_{\rm REF}$ pins open. Connect AV $_{\rm CC}$ and V $_{\rm REF}$ to V $_{\rm CC}$, and connect AV $_{\rm SS}$ to V $_{\rm SS}$.

Table 17-2 DC Characteristics (cont)

Conditions: V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, V_{REF} = 3.0 V to AV_{CC}, $V_{SS} = AV_{SS} = 0 \text{ V*, } T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regular specifications)}, \\ T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C (wide-range specifications)}$

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Output low voltage	All output pins (except RESO)	0_	_	_	0.4	V	I _{OL} = 1.6 mA
	Ports 1, 2, 5 and B			_	1.0	V	$V_{CC} \le 4 \text{ V}$ $I_{OL} = 5 \text{ mA},$ $4 \text{ V} < V_{CC} \le 5.5 \text{ V}$ $I_{OL} = 10 \text{ mA}$
	RESO		_	_	0.4	V	I _{OL} = 1.6 mA
Input leakage current	RES, MD ₁ , MD ₀	I _{IN}	_	_	1.0	μΑ	$V_{IN} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
	Port 7		_	_	1.0	μΑ	$V_{IN} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage	Ports 1, 2, 3, 5, 6, 8 to B	I _{TS1}	_	_	1.0	μΑ	$V_{IN} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
current (off state)	RESO		_	_	10.0	μΑ	$V_{IN} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-up current	Pors 2 and 5	-I _P	10	_	300	μА	V _{CC} = 3.0 V to 5.5 V, V _{IN} = 0 V

Note: * If the A/D converter is not used, do not leave the AV $_{CC}$, AV $_{SS}$, and V $_{REF}$ pins open. Connect AV $_{CC}$ and V $_{REF}$ to V $_{CC}$, and connect AV $_{SS}$ to V $_{SS}$.

Table 17-2 DC Characteristics (cont)

Conditions: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{REF} = 3.0 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}^{*1}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regular specifications)},$ $T_a = -40$ °C to +85°C (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input	NMI	C _{IN}	_	_	50	pF	V _{IN} = 0 V
capacitance	All input pins except NMI		_	_	15		f = 1 MHz $T_a = 25^{\circ}\text{C}$
Current dissipation*2	Normal operation	I _{CC} *4	_	15 (3.0 V)	39.5 (5.5 V)	mA	f = 10 MHz
	Sleep mode	-	_	10 (3.0 V)	28.5 (5.5 V)	mA	f = 10 MHz
	Standby mode*3		_	0.01	5.0	μΑ	T _a ≤ 50°C
			_	_	20.0	μΑ	50°C < T _a
Analog power	During A/D	AI_{CC}	_	1.0	2.0	mA	$AV_{CC} = 3.0 V$
supply current	conversion		_	1.2		mA	$AV_{CC} = 5.0 V$
	Idle	_	_	0.01	5.0	μΑ	
Reference	During A/D	AI_{CC}	_	0.2	0.4	mA	$V_{REF} = 3.0 \text{ V}$
current	conversion		_	0.3		mA	V _{REF} = 5.0 V
	Idle			0.01	5.0	μΑ	
RAM standby voltage		V_{RAM}	2.0	_	_	V	

- Notes: 1. If the A/D converter is not used, do not leave the AV_{CC}, AV_{SS}, and V_{REF} pins open. Connect AV_{CC} and V_{REF} to V_{CC}, and connect AV_{SS} to V_{SS}.
 2. Current dissipation values are for V_{IHmin} = V_{CC} 0.5 V and V_{ILmax} = 0.5 V with all output pins unloaded and the on-chip pull-up transistors in the off state.
 - 3. The values are for $V_{RAM} \le V_{CC} < 3.0$ V, $V_{IHmin} = V_{CC} \times 0.9$, and $V_{ILmax} = 0.3$ V.
 - 4. I_{CC} depends on V_{CC} and f as follows: $I_{CCmax} = 1.0 \text{ (mA)} + 0.7 \text{ (mA/MHz} \cdot \text{V)} \times V_{CC} \times \text{f [normal mode]}$ $I_{CCmax} = 1.0 \text{ (mA)} + 0.5 \text{ (mA/MHz} \cdot \text{V)} \times V_{CC} \times \text{f [sleep mode]}$

Table 17-3 Permissible Output Currents (1)

Conditions: V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{REF} = 2.7 V to AV_{CC}, $V_{SS} = AV_{SS} = 0 \text{ V}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regular specifications)}, \\ T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C (wide-range specifications)}$

Item		Symbol	Min	Тур	Max	Unit
Permissible output	Ports 1, 2, 5 and B	I _{OL}	_	_	10	mA
low current (per pin)	Other output pins		_	_	2.0	mA
Permissible output low current (total)	Total of 28 pins including ports 1, 2, 5 and B	Σl _{OL}	_	_	80	mA
	Total of all output pins, including the above		_	_	120	mA
Permissible output high current (per pin)	All output pins	I _{OH}	_	_	2.0	mA
Permissible output high current (total)	Total of all output pins	Σl _{OH}	_	_	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 17-3.

2. When driving a darlington pair or LED, always insert a current-limiting resistor in the output line, as shown in figures 17-1 and 17-2.




Figure 17-1 Darlington Pair Drive Circuit (Example)




Figure 17-2 LED Drive Circuit (Example)

17.2.2 AC Characteristics

Bus timing parameters are listed in table 17-4. Control signal timing parameters are listed in table 17-5. Timing parameters of the on-chip supporting modules are listed in table 17-6.

Table 17-4 Bus Timing (1)

Condition A: $V_{CC}=2.7 \text{ V}$ to 5.5 V, $AV_{CC}=2.7 \text{ V}$ to 5.5 V, $V_{REF}=2.7 \text{ V}$ to AV_{CC} , $V_{SS}=AV_{SS}=0 \text{ V}$, $\emptyset=2 \text{ MHz}$ to 8 MHz, $T_a=-20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition B: V_{CC} = 3.0 V to 5.5 V, AV_{CC} = 3.0 V to 5.5 V, V_{REF} = 3.0 V to AV_{CC}, $V_{SS} = AV_{SS} = 0 \text{ V}, \ \emptyset = 2 \text{ MHz to } 10 \text{ MHz}, \ T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regular specifications)}, \ T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C (wide-range specifications)}$

Condition C: V_{CC} = 5.0 V \pm 10%, AV_{CC} = 5.0 V \pm 10%, V_{REF} = 4.5 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, \emptyset = 2 MHz to 16 MHz, T_a = -20° C to +75 $^{\circ}$ C (regular specifications), T_a = -40° C to +85 $^{\circ}$ C (wide-range specifications)

	Condition A		Condition B Condition		Condition C			
	8 N	ИHz	10 [ИНz	16 N	ИHz		Test
Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
t _{CYC}	125	500	100	500	62.5	500	ns	Figure 17-4,
t _{CL}	40	_	40	_	20	_		Figure 17-5
t _{CH}	40	_	30	_	20	_		
t _{CR}	_	20	_	15	_	10		
t _{CF}	_	20	_	15	_	10		
t _{AD}	_	60	_	50	_	30		
t _{AH}	25	_	20	_	10	_		
t _{ASD}	_	60	_	40	_	30		
t _{WSD}	_	60	_	50	_	30		
t _{SD}		60	_	50	_	30		
t _{WSW1} *	85	_	60	_	35	_		
t _{WSW2} *	150	_	110	_	65	_		
t _{AS1}	20	_	15	_	10	_		
t _{AS2}	80	_	65	_	40	_		
t _{RDS}	50	_	35	_	20	_		
t _{RDH}	0	_	0	_	0	_		
	t _{CYC} t _{CL} t _{CH} t _{CR} t _{CF} t _{AD} t _{AH} t _{ASD} t _{WSD} t _{WSW1} * t _{WSW2} * t _{AS1} t _{AS2} t _{RDS}	Symbol Min t _{CYC} 125 t _{CL} 40 t _{CH} 40 t _{CR} — t _{CF} — t _{AD} — t _{ASD} — t _{WSD} — t _{WSW1} * 85 t _{WSW2} * 150 t _{AS1} 20 t _{AS2} 80 t _{RDS} 50	Symbol Min Max t _{CYC} 125 500 t _{CL} 40 — t _{CH} 40 — t _{CR} — 20 t _{CF} — 60 t _{AL} 25 — t _{ASD} — 60 t _{WSD} — 60 t _{WSW1} * 85 — t _{WSW2} * 150 — t _{AS1} 20 — t _{AS2} 80 — t _{RDS} 50 —	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Table 17-4 Bus Timing (cont)

Condition A: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{REF} = 2.7 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz to } 8 \text{ MHz}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{REF} = 3.0 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to 10 MHz, $T_a = -20^{\circ}\text{C}$ to +75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to +85°C (wide-range specifications)

Condition C: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{REF} = 4.5 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to 16 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

		Cond	ition A	Condi	tion B	Condi	tion C		
		8 N	ИHz	10 I	ИHz	16 N	ИHz		Test
Item	Symbol	— 75 90 — 5 — 25 — — 110 — 230 — 55 — 160	Min	Max	Min	Max	Unit	Conditions	
Write data delay time	t _{WDD}	_	75	_	75	_	60	ns	Figure 17-4,
Write data setup time 1	t _{WDS1}	90	_	40	_	15	_		Figure 17-5
Write data setup time 2	t _{WDS2}	5	_	-10	_	- 5	_		
Write data hold time	t _{WDH}	25	_	20	_	20	_		
Read data access time 1	t _{ACC1} *	_	110	_	100	_	55		
Read data access time 2	t _{ACC2} *	_	230	_	200	_	115		
Read data access time 3	t _{ACC3} *	_	55	_	50	_	25		
Read data access time 4	t _{ACC4} *	_	160	_	150	_	85		
Precharge time	t _{PCH} *	85	_	60	_	40	_		
Wait setup time	t _{WTS}	40	_	40	_	25	_	ns	Figure 17-6
Wait hold time	t _{WTH}	10		10		5			

Note is on next page.

```
Note: At 8 MHz, the times below depend as indicated on the clock cycle time.
```

 $\begin{aligned} t_{WSW1} &= 1.0 \times t_{cyc} - 40 \text{ (ns)} \\ t_{WSW2} &= 1.5 \times t_{cyc} - 38 \text{ (ns)} \\ t_{PCH} &= 1.0 \times t_{cyc} - 40 \text{ (ns)} \end{aligned}$ $t_{ACC1} = 1.5 \times t_{cyc} - 78 \text{ (ns)}$ $t_{ACC2} = 2.5 \times t_{cyc} - 83 \text{ (ns)}$ $t_{ACC3} = 1.0 \times t_{cyc} - 70 \text{ (ns)} \qquad t_{PCH} = 1.0 \times t_{cyc} - 40 \text{ (ns)}$ $t_{ACC4} = 2.0 \times t_{cyc} - 90 \text{ (ns)}$ At 10 MHz, the times below depend as indicated on the clock cycle time.

 $t_{ACC1} = 1.5 \times t_{cyc} - 50 \text{ (ns)}$ $t_{\text{WSW1}} = 1.0 \times t_{\text{cyc}} - 40 \text{ (ns)}$ $t_{WSW2} = 1.5 \times t_{cyc} - 40 \text{ (ns)}$ $t_{PCH} = 1.0 \times t_{cyc} - 40 \text{ (ns)}$ $t_{ACC2} = 2.5 \times t_{cyc} - 50 \text{ (ns)}$ $t_{ACC3} = 1.0 \times t_{cyc} - 50 \text{ (ns)}$

 $t_{ACC4} = 2.0 \times t_{cyc} - 50$ (ns) At 16 MHz, the times below depend as indicated on the clock cycle time.

 $t_{ACC1} = 1.5 \times t_{cyc} - 39 \text{ (ns)}$ $t_{WSW1} = 1.0 \times t_{cyc} - 28 \text{ (ns)}$ $t_{ACC2} = 2.5 \times t_{cyc} - 41 \text{ (ns)}$ $t_{ACC3} = 1.0 \times t_{cyc} - 38 \text{ (ns)}$ $t_{ACC4} = 2.0 \times t_{cyc} - 40 \text{ (ns)}$ $t_{WSW2} = 1.5 \times t_{cyc} - 28 \text{ (ns)}$ $t_{PCH} = 1.0 \times t_{cyc} - 23 \text{ (ns)}$

Table 17-5 Control Signal Timing

Condition A: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{REF} = 2.7 \text{ V to } AV_{CC}$, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz to } 8 \text{ MHz}$, $T_a = -20 ^{\circ}\text{C to } +75 ^{\circ}\text{C}$ (regular specifications), $T_a = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{REF} = 3.0 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to 10 MHz, $T_a = -20^{\circ}\text{C}$ to +75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to +85°C (wide-range specifications)

$$\label{eq:Condition C:VCC} \begin{split} \text{Condition C:} \quad & \text{$V_{CC}=5.0$ V $\pm 10\%$, $V_{REF}=4.5$ V to AV_{CC},} \\ & \text{$V_{SS}=AV_{SS}=0$ V, $\emptyset=2$ MHz to 16 MHz, $T_a=-20^{\circ}$C to $+75^{\circ}$C (regular specifications), $T_a=-40^{\circ}$C to $+85^{\circ}$C (wide-range specifications)} \end{split}$$

			ition A //Hz		tion B MHz	Condit			Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
RES setup time	t _{RESS}	200	_	200	_	200	_	ns	Figure 17-7
RES pulse width	t _{RESW}	10	_	10	_	10	_	t _{CYC}	
RESO output delay time	t _{RESD}	_	100	_	100	_	100	ns	Figure 17-8
RESO output pulse width	t _{RESOW}	132	_	132	_	132	_	t _{CYC}	
NMI setup time (NMI, $\overline{IRQ_4}$ to $\overline{IRQ_0}$)	t _{NMIS}	200	_	200	_	150	_	ns	Figure 17-9
NMI hold time (NMI, $\overline{IRQ_4}$ to $\overline{IRQ_0}$)	t _{NMIH}	10	_	10	_	10	_		
Interrupt pulse width (NMI, $\overline{\text{IRQ}_4}$ to $\overline{\text{IRQ}_0}$ when exiting software standby mode)	t _{NMIW}	200	_	200	_	200	_		
Clock oscillator settling time at reset (crystal)	t _{OSC1}	20	_	20	_	20	_	ms	Figure 17-10
Clock oscillator settling time in software standby (crystal)	t _{OSC2}	8	_	8	_	8	_		Figure 16-1

Table 17-6 Timing of On-Chip Supporting Modules

Condition A: $V_{CC}=2.7 \text{ V}$ to 5.5 V, $AV_{CC}=2.7 \text{ V}$ to 5.5 V, $V_{REF}=2.7 \text{ V}$ to AV_{CC} , $V_{SS}=AV_{SS}=0 \text{ V}$, $\emptyset=2 \text{ MHz}$ to 8 MHz, $T_a=-20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$, $V_{REF} = 3.0 \text{ V to } AV_{CC}$, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz to } 10 \text{ MHz}$, $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ (wide-range specifications)

$$\label{eq:Condition C:VCC} \begin{split} \text{Condition C:} \quad & V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ A}V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{REF} = 4.5 \text{ V to A}V_{CC}, \\ & V_{SS} = \text{A}V_{SS} = 0 \text{ V}, \text{ } \emptyset = 2 \text{ MHz to 16 MHz}, \text{ } T_a = -20^{\circ}\text{C to +75^{\circ}C (regular specifications)}, \text{ } T_a = -40^{\circ}\text{C to +85^{\circ}C (wide-range specifications)} \end{split}$$

					ition A //Hz		tion B MHz	Condi			Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
ITU	Timer delay	output time	t _{TOCD}	_	100	_	100	_	100	ns	Figure 17-12
	Timer setup	•	t _{TICS}	50	_	50	_	50	_		
	Timer input	clock setup time	t _{TCKS}	50	_	50	_	50	_		Figure 17-13
	clock	Single edge	t _{TCKWH}	1.5	_	1.5	_	1.5	_	t _{CYC}	
	pulse width	Both edges	t _{TCKWL}	2.5	_	2.5	_	2.5	_		
SCI	Input clock	,	t _{SCYC}	4	_	4	_	4	_		Figure 17-14
	cycle	Syn- chronous	t _{SCYC}	6	_	6	_	6	_		
	Input of	clock rise	t _{SCKR}	_	1.5	_	1.5	_	1.5		
	Input of	clock fall	t _{SCKF}	_	1.5	_	1.5	_	1.5		
	Input of pulse		t _{SCKW}	0.4	0.6	0.4	0.6	0.4	0.6	t _{SCYC}	·

Table 17-6 Timing of On-Chip Supporting Modules (cont)

Condition A: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{REF} = 2.7 \text{ V to } AV_{CC}$, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz to } 8 \text{ MHz}$, $T_a = -20 ^{\circ}\text{C to } +75 ^{\circ}\text{C}$ (regular specifications), $T_a = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC}=3.0~V~to~5.5~V,~AV_{CC}=3.0~V~to~5.5~V,~V_{REF}=3.0~V~to~AV_{CC},~V_{SS}=AV_{SS}=0~V,~\phi=2~MHz~to~10~MHz,~T_a=-20^{\circ}C~to~+75^{\circ}C~(regular~specifications),~T_a=-40^{\circ}C~to~+85^{\circ}C~(wide-range~specifications)$

$$\label{eq:ConditionC} \begin{split} \text{Condition C:} \quad & V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{REF} = 4.5 \text{ V to AV}_{CC}, \\ & V_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ \emptyset} = 2 \text{ MHz to 16 MHz}, \text{ $T_a = -20^{\circ}$C to +75^{\circ}$C (regular specifications), $T_a = -40^{\circ}$C to +85^{\circ}$C (wide-range specifications)} \end{split}$$

			Condi	ition A	Condi	tion B	Condi	tion C		
			8 N	ИHz	10 [ИНz	16 N	ИHz		Test
Item		Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
SCI	Transmit data delay time	t _{TXD}	_	100	_	100	_	100	ns	Figure 17-15
	Receive data setup time (synchronous)	t _{RXS}	100	_	100	_	100	_		
	Receive data hold time (synchronous clock input)	t _{RXH}	100	_	100	_	100	_		
	Receive data hold time (synchronous clock output)	t _{RXH}	0	_	0	_	0	_		
Ports and	Output data delay time	t _{PWD}	_	100	_	100	_	100	ns	Figure 17-11
TPC	Input data setup time (synchronous)	t _{PRS}	50	_	50	_	50	_		
	Input data hold time (synchronous)	t _{PRH}	50	_	50	_	50	_		




Figure 17-3 Output Load Circuit

17.2.3 A/D Conversion Characteristics

Table 17-7 lists the A/D conversion characteristics.

Table 17-7 A/D Converter Characteristics

Condition A: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{REF} = 2.7 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to 8 MHz, $T_a = -20^{\circ}\text{C}$ to +75°C (regular specifications), $T_a = -40^{\circ}\text{C}$ to +85°C (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$, $V_{REF} = 3.0 \text{ V to } AV_{CC}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz to } 10 \text{ MHz}$, $T_a = -20 ^{\circ}\text{C}$ to $+75 ^{\circ}\text{C}$ (regular specifications), $T_a = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$ (wide-range specifications)

Condition C: V_{CC} = 5.0 V \pm 10%, AV_{CC} = 5.0 V \pm 10%, V_{REF} = 4.5 V to AV_{CC}, V_{SS} = AV_{SS} = 0 V, Ø = 2 MHz to 16 MHz, T_a = -20° C to $+75^{\circ}$ C (regular specifications), T_a = -40° C to $+85^{\circ}$ C (wide-range specifications)

	С	ondition	n A	C	onditio	n B	C	ondition	С	
		8 MHz			10 MHz	Z		16 MHz		
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	bits
Conversion time	_	_	16.8	_	_	13.4	_	_	8.4	μs
Analog input capacitance	_	_	20	_	_	20	_	_	20	pF
Permissible signal-	_	_	10*1	_	_	10*1	_	_	10*4	kΩ
source impedance	_	_	5*2	-		5*3	_	_	5* ⁵	_
Nonlinearity error	_	_	±6.0	_	_	±6.0	_	_	±3.0	LSB
Offset error	_	_	±4.0	_	_	±4.0	_	_	±2.0	LSB
Full-scale error	_	_	±4.0	_	_	±4.0	_	_	±2.0	LSB
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB
Absolute accuracy	_	_	±8.0	_	_	±8.0	_	_	±4.0	LSB

Notes: 1. The value is for $4.0 \le AV_{CC} \le 5.5$.

- 2. The value is for $2.7 \le AV_{CC} < 4.0$.
- 3. The value is for $3.0 \le AV_{CC} < 4.0$.
- 4. The value is for $\emptyset \le 12$ MHz.
- 5. The value is for $\emptyset > 12$ MHz.

17.3 Operational Timing

This section shows timing diagrams.

17.3.1 Bus Timing

Bus timing is shown as follows:

• Basic bus cycle: two-state access

Figure 17-4 shows the timing of the external two-state access cycle.

Basic bus cycle: three-state access

Figure 17-5 shows the timing of the external three-state access cycle.

• Basic bus cycle: three-state access with one wait state

Figure 17-6 shows the timing of the external three-state access cycle with one wait state inserted.




Figure 17-4 Basic Bus Cycle: Two-State Access




Figure 17-5 Basic Bus Cycle: Three-State Access




Figure 17-6 Basic Bus Cycle: Three-State Access with One Wait State

17.3.2 Control Signal Timing

Control signal timing is shown as follows:

Reset input timing

Figure 17-7 shows the reset input timing.

• Reset output timing

Figure 17-8 shows the reset output timing.

Interrupt input timing

Figure 17-9 shows the input timing for NMI and $\overline{IRQ_4}$ to $\overline{IRQ_0}$.




Figure 17-7 Reset Input Timing




Figure 17-8 Reset Output Timing




Figure 17-9 Interrupt Input Timing

17.3.3 Clock Timing

Clock timing is shown as follows:

• Oscillator settling timing

Figure 17-10 shows the oscillator settling timing.




Figure 17-10 Oscillator Settling Timing

17.3.4 TPC and I/O Port Timing

TPC and I/O port timing is shown as follows.




Figure 17-11 TPC and I/O Port Input/Output Timing

17.3.5 ITU Timing

ITU timing is shown as follows:

- ITU input/output timing
 - Figure 17-12 shows the ITU input/output timing.
- ITU external clock input timing

Figure 17-13 shows the ITU external clock input timing.




Figure 17-12 ITU Input/Output Timing




Figure 17-13 ITU Clock Input Timing

17.3.6 SCI Input/Output Timing

SCI timing is shown as follows:

- SCI input clock timing
 - Figure 17-14 shows the SCI input clock timing.
- SCI input/output timing (synchronous mode)

Figure 17-15 shows the SCI input/output timing in synchronous mode.




Figure 17-14 SCK Input Clock Timing




Figure 17-15 SCI Input/Output Timing in Synchronous Mode

Appendix A Instruction Set

A.1 Instruction List

Operand Notation

Symbol	Description
Rd	General destination register
Rs	General source register
Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
\rightarrow	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
+	Addition of the operands on both sides
_	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
٨	Logical AND of the operands on both sides
V	Logical OR of the operands on both sides
\oplus	Exclusive logical OR of the operands on both sides
7	NOT (logical complement)
(), <>	Contents of operand

Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).

Condition Code Notation

Symbol	Description
‡	Changed according to execution result
*	Undetermined (no guaranteed value)
0	Cleared to 0
1	Set to 1
_	Not affected by execution of the instruction
$\overline{\Delta}$	Varies depending on conditions, described in notes

Table A-1 Instruction Set

1. Data transfer instructions

							_		le ar)							No. State	
	Operand Size				@ERn	d, ERn)	@-ERn/@ERn+	ā	d, PC)	@aa	mplied		Con	ditio	on C	ode	•	Normal	Advanced
Mnemonic	ŏ	Operation	XX#	ೱ	@	@(d,	9	@aa	@(d,	0	ᆵ	ı	н	N	Z	٧	С	Ž	Αď
MOV.B #xx:8, Rd	В	#xx:8 → Rd8	2									_	_	‡	‡	0	_	2	2
MOV.B Rs, Rd	В	Rs8 → Rd8		2								_	_	‡	‡	0	_	2	2
MOV.B @ERs, Rd	В	$@ERs \to Rd8$			2							_	_	‡	‡	0	_	4	1
MOV.B @(d:16, ERs), Rd	В	$@(d:16, ERs) \rightarrow Rd8$				4						_	_	‡	‡	0	_	6	6
MOV.B @(d:24, ERs), Rd	В	$@(\text{d:}24,\text{ERs}) \to \text{Rd8}$				8						_		‡	‡	0	_	1	0
MOV.B @ERs+, Rd	В	@ERs → RD8 ERs32+1 → ERs32					2					_		‡	‡	0	_	6	6
MOV.B @aa:8, Rd	В	@aa:8 → Rd8						2				_	_	‡	‡	0	_	4	1
MOV.B @aa:16, Rd	В	@aa:16 → Rd8						4				_	_	‡	‡	0	_	6	3
MOV.B @aa:24, Rd	В	@aa:24 → Rd8						6				_	_	‡	‡	0	_	8	3
MOV.B Rs, @ERd	В	Rs8 → @ERd			2							_	_	‡	‡	0	_	4	1
MOV.B Rs, @(d:16, ERd)	В	Rd8 → @(d:16, ERd)				4						_	_	‡	‡	0	_	6	6
MOV.B Rs, @(d:24, ERd)	В	Rd8 → @(d:24, ERd)				8						_	_	‡	‡	0	_	1	0
MOV.B Rs, @ERd	В	ERd32–1 \rightarrow ERd32 Rs8 \rightarrow @ERd					2					_	_	‡	‡	0	_	6	6
MOV.B Rs, @aa:8	В	Rs8 → @aa:8						2				_	_	‡	‡	0	_	4	1
MOV.B Rs, @aa:16	В	Rs8 → @aa:16						4				_	_	‡	‡	0	_	6	3
MOV.B Rs, @aa:24	В	Rs8 → @aa:24						6				_	_	‡	‡	0	_	8	3
MOV.W #xx:16, Rd	W	#xx:16 → Rd16	4									_	_	‡	‡	0	_	4	1
MOV.W Rs, Rd	W	Rs16 → Rd16		2								_	_	‡	‡	0	_	2	2
MOV.W @ERs, Rd	W	@ERs → Rd16			2									‡	↓	0		4	1
MOV.W @(d:16, ERs), Rd	W	@(d:16, ERs) → Rd16				4						_	_	\Rightarrow	\Rightarrow	0		6	5
MOV.W @(d:24, ERs), Rd	W	@(d:24, ERs) → Rd16				8							_	‡	‡	0	_	1	0
MOV.W @ERs+, Rd	W	@ERs → Rd16 ERs32+2 → @ERd32					2					_	_	‡	‡	0	_	6	3
MOV.W @aa:16, Rd	W	@aa:16 → Rd16						4				_	_	‡	‡	0	_	6	5

Table A-1 Instruction Set (cont)

							_		le ar)							No. State	
	Operand Size				@ERn	d, ERn)	@-ERn/@ERn+	a	(d, PC)	@aa	Implied		Con	ditio	on C	≎od∈	9	Normal	Advanced
Mnemonic	ŏ	Operation	XX#	ೱ	9	@(d,	9	@aa	<u>@</u>	@	트	ı	н	N	z	٧	С	Ž	Ad
MOV.W @aa:24, Rd	W	@aa:24 → Rd16						6				_	_	‡	‡	0	_	8	
MOV.W Rs, @ERd	W	Rs16 → @ERd			2							_	_	\$	\$	0	_	4	
MOV.W Rs, @(d:16, ERd)	W	$Rs16 \rightarrow @(d:16, ERd)$				4						_	_	\$	\$	0	_	6	
MOV.W Rs, @(d:24, ERd)	W	$Rs16 \to @(d{:}24,ERd)$				8						-	_	\$	\$	0	_	10)
MOV.W Rs, @-ERd	W	$\begin{array}{c} ERd322 \to ERd32 \\ Rs16 \to @ERd \end{array}$					2					_	_	\$	\$	0	_	6	
MOV.W Rs, @aa:16	W	Rs16 → @aa:16						4				_	_	‡	‡	0	_	6	
MOV.W Rs, @aa:24	w	Rs16 → @aa:24						6				_	_	‡	‡	0	_	8	
MOV.L #xx:32, Rd	L	#xx:32 → Rd32	6									_	_	\$	\$	0	_	6	
MOV.L ERs, ERd	L	ERs32 → ERd32		2								_	_	‡	‡	0	_	2	
MOV.L @ERs, ERd	L	@ERs → ERd32			4							_	_	‡	‡	0		8	
MOV.L @(d:16, ERs), ERd	L	$@(d:16, ERs) \rightarrow ERd32$				6						_	_	‡	‡	0		10)
MOV.L @(d:24, ERs), ERd	L	$@(d:24, ERs) \rightarrow ERd32$				10						_	_	\$	\$	0		14	1
MOV.L @ERs+, ERd	L	@ERs \rightarrow ERd32 ERs32+4 \rightarrow ERs32					4					_	_	\$	\$	0	_	10)
MOV.L @aa:16, ERd	L	@aa:16 → ERd32						6				_	_	‡	‡	0	_	10)
MOV.L @aa:24, ERd	L	@aa:24 → ERd32						8				_	_	‡	‡	0	_	12	2
MOV.L ERs, @ERd	L	ERs32 → @ERd			4							_	_	‡	‡	0	_	8	
MOV.L ERs, @(d:16, ERd)	L	$ERs32 \to @(d:16,ERd)$				6						_	_	‡	‡	0		10)
MOV.L ERs, @(d:24, ERd)	L	$ERs32 \to @(d{:}24,ERd)$				10						_	_	‡	‡	0		14	1
MOV.L ERs, @-ERd	L	ERd32−4 \rightarrow ERd32 ERs32 \rightarrow @ERd					4					_	_	\$	\$	0	_	10)
MOV.L ERs, @aa:16	L	ERs32 → @aa:16						6				_	_	\$	\$	0	_	10)
MOV.L ERs, @aa:24	L	ERs32 → @aa:24						8				_	_	\$	‡	0	_	12	2
POP.W Rn	W	@SP → Rn16 SP+2 → SP									2	_	_	\$	\$	0	_	6	
POP.L ERn	L										4	_	_	\$	\$	0	_	10)

Table A-1 Instruction Set (cont)

						essi	_)							No. State	- 1
	perand Size				@ERn	d, ERn)	@-ERn/@ERn+	ia	d, PC)	@aa	Implied	(Con	ditio	on C	Code	•	Normal	Advanced
Mnemonic	ö	Operation	XX#	ೱ	®	@(d,	@	@aa	@(d,	0	重						С	No	Ad
PUSH.W Rn	W	$\begin{array}{c} \text{SP-2} \rightarrow \text{SP} \\ \text{Rn16} \rightarrow @ \text{SP} \end{array}$									2					0	_	6	5
PUSH.L ERn	L	$\begin{array}{c} SP4 \to SP \\ ERn32 \to @SP \end{array}$									4	_	_	‡	‡	0	_	1	0
MOVFPE @aa:16, Rd	В	Cannot be used in the H8/3032 Series						4				Cannot be used in the H8/3032 Series						032	
MOVTPE Rs, @aa:16	В	Cannot be used in the H8/3032 Series						4				-	Series Cannot be used in the H8/3032 Series						

2. Arithmetic instructions

						essi)							No. State	
	Operand Size		×		@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa	Implied	(Con	ditio	on C	Code	e	Normal	Advanced
Mnemonic	ŏ	Operation	XX#	~	@	0	0	0	0	@	ᆵ	ı	Н	N	Z	٧	С	ž	Ad
ADD.B #xx:8, Rd	В	Rd8+#xx:8 → Rd8	2									_	‡	\$	‡	‡	\$	2	2
ADD.B Rs, Rd	В	Rd8+Rs8 → Rd8		2								_	‡	‡	‡	‡	‡	2	2
ADD.W #xx:16, Rd	W	Rd16+#xx:16 → Rd16	4									_	1	‡	‡	‡	‡	4	ı
ADD.W Rs, Rd	W	Rd16+Rs16 → Rd16		2								_	1	‡	‡	‡	‡	2	2
ADD.L #xx:32, ERd	L	ERd32+#xx:32 → ERd32	6									_	2	‡	‡	\$	‡	6	3
ADD.L ERs, ERd	L	ERd32+ERs32 → ERd32		2								_	2	‡	‡	\$	‡	2	2
ADDX.B #xx:8, Rd	В	Rd8+#xx:8 +C \rightarrow Rd8	2									_	‡	‡	3	‡	‡	2	2
ADDX.B Rs, Rd	В	$Rd8+Rs8+C \rightarrow Rd8$		2								_	‡	‡	3	‡	‡	2	2
ADDS.L #1, ERd	L	ERd32+1 → ERd32		2								_	_	_	-	_	_	2	2
ADDS.L #2, ERd	L	ERd32+2 → ERd32		2								_	_	_	-	_	_	2	2
ADDS.L #4, ERd	L	ERd32+4 → ERd32		2								_	_	_	_	_	_	2	2
INC.B Rd	В	Rd8+1 → Rd8		2								_	_	‡	‡	‡	_	2	2
INC.W #1, Rd	W	Rd16+1 → Rd16		2								_	_	‡	‡	‡	_	2	2
INC.W #2, Rd	W	Rd16+2 → Rd16		2								_	_	‡	‡	1	_	2	2

Tiable A-1 Instruction Set (cont)

					ddre		_)							No.	
	Operand Size					@(d, ERn)	@-ERn/@ERn+		@(d, PC)	aa	Implied	(Con	ditio	on C	Code	e	Normal	Advanced
Mnemonic	Ope	Operation	XX#	몺	@ERn	@ @	@ T	@aa	© (c	0	lmp	ı	н	N	z	٧	С	Nori	Adv
INC.L #1, ERd	L	ERd32+1 → ERd32		2								_	_	‡	‡	‡	_	2	
INC.L #2, ERd	L	ERd32+2 → ERd32		2								_	_	\$	\$	‡	_	2	
DAA Rd	В	Rd8 decimal adjust → Rd8		2								_	*	‡	‡	*	_	2	
SUB.B Rs, Rd	В	Rd8–Rs8 → Rd8		2								_	‡	‡	‡	‡	‡	2	
SUB.W #xx:16, Rd	W	Rd16–#xx:16 → Rd16	4									_	1	\$	‡	‡	‡	4	
SUB.W Rs, Rd	W	Rd16-Rs16 → Rd16		2								_	1	\$	\$	‡	‡	2	
SUB.L #xx:32, ERd	L	ERd32-#xx:32 → ERd32	6									_	2	\$	\$	‡	‡	6	
SUB.L ERs, ERd	L	ERd32–ERs32 → ERd32		2								_	2	\$	\$	\$	\$	2	
SUBX.B #xx:8, Rd	В	Rd8-#xx:8-C \rightarrow Rd8	2									_	‡	‡	3	‡	‡	2	
SUBX.B Rs, Rd	В	Rd8–Rs8–C \rightarrow Rd8		2								_	‡	‡	3	‡	‡	2	
SUBS.L #1, ERd	L	ERd32−1 → ERd32		2								_	_	_	_	_	_	2	
SUBS.L #2, ERd	L	$ERd322 \to ERd32$		2								_	_	_	_	_	_	2	
SUBS.L #4, ERd	L	ERd32−4 → ERd32		2								_	_	_	_	_	_	2	
DEC.B Rd	В	Rd8−1 → Rd8		2								_	_	\$	\$	‡	_	2	
DEC.W #1, Rd	W	Rd16–1 → Rd16		2								_	_	\$	‡	‡	_	2	
DEC.W #2, Rd	w	Rd16–2 → Rd16		2								_	_	\$	‡	‡	_	2	
DEC.L #1, ERd	L	ERd32−1 → ERd32		2								_	_	\$	‡	‡	_	2	
DEC.L #2, ERd	L	$ERd322 \to ERd32$		2								_	_	\$	‡	‡	_	2	
DAS.Rd	В	Rd8 decimal adjust → Rd8		2								_	*	‡	\$	*	_	2	
MULXU. B Rs, Rd	В	Rd8 × Rs8 → Rd16 (unsigned multiplication)		2								_	_	_	_	_	_	14	+
MULXU. W Rs, ERd	W	Rd16 × Rs16 → ERd32 (unsigned multiplication)		2								_	_			_	_	22	:
MULXS. B Rs, Rd	В	Rd8 × Rs8 → Rd16 (signed multiplication)		4								_	_	\$	\$	_	_	16	i
MULXS. W Rs, ERd	W	Rd16 × Rs16 → ERd32 (signed multiplication)		4								_	_	\$	\$	_	_	24	+
DIVXU. B Rs, Rd	В	Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)		2								_		6	7	_	_	14	

Table A-1 Instruction Set (cont)

			Addressing Mode and Instruction Length (bytes)														No. of States *1		
			moduction				Length (by			163	, 							State	3
	Operand Size		×		@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa	Implied	Condition Code					Normal	Advanced	
Mnemonic	ŏ	Operation	XX#	ೱ	0	0	<u>(a)</u>	0	0	@	Ξ	ı	Н	N	Z	٧	С	ž	Ą
DIVXU. W Rs, ERd	W	ERd32 ÷ Rs16 →ERd32 (Ed: remainder, Rd: quotient) (unsigned division)		2								_	_	6	7	_	_	22	
DIVXS. B Rs, Rd	В	Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)		4									_	8	7	_	_	16	
DIVXS. W Rs, ERd	W	ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)		4								_	_	8	7	_		24	
CMP.B #xx:8, Rd	В	Rd8-#xx:8	2									_	‡	‡	‡	‡	‡	2	
CMP.B Rs, Rd	В	Rd8-Rs8		2								_	‡	‡	‡	‡	‡	2	
CMP.W #xx:16, Rd	W	Rd16-#xx:16	4									_	1	‡	‡	‡	‡	4	
CMP.W Rs, Rd	W	Rd16-Rs16		2								_	1	‡	‡	‡	‡	2	
CMP.L #xx:32, ERd	L	ERd32-#xx:32	6									_	2	‡	‡	‡	‡	4	
CMP.L ERs, ERd	L	ERd32-ERs32		2								_	2	‡	‡	‡	‡	2	
NEG.B Rd	В	0–Rd8 → Rd8		2								_	‡	‡	‡	‡	‡	2	
NEG.W Rd	W	0–Rd16 → Rd16		2								_	‡	‡	‡	‡	‡	2	
NEG.L ERd	L	0–ERd32 → ERd32		2								_	‡	‡	‡	‡	‡	2	
EXTU.W Rd	W	$0 \rightarrow$ (<bits 15="" 8="" to=""> of Rd16)</bits>		2								_	_	0	‡	0	_	2	
EXTU.L ERd	L	$0 \rightarrow$ (<bits 16="" 31="" to=""> of Rd32)</bits>		2									_	0	‡	0		2	
EXTS.W Rd	W	(<bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>		2									_	‡	‡	0	_	2	
EXTS.L ERd	L	(<bit 15=""> of Rd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>		2									_	‡	‡	0		2	

Table A-1 Instruction Set (cont)

3. Logic instructions

					ddre		_											No.	
	Operand Size		*x#	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa	Implied		Con	ditio	on C		e C	Normal	Advanced
Mnemonic AND.B #xx:8, Rd	о В	Operation Rd8∧#xx:8 → Rd8	2	~	0	0	0	0	0	0	=	1	п	N ↓	1	0	C	2	
,	В	Rd8∧Rs8 → Rd8	2	2								_	_	‡	‡	-		2	
AND.B Rs, Rd AND.W #xx:16, Rd	W	Rdo∧Rso → Rdo Rd16∧#xx:16 → Rd16	4	2					_			_	_	‡	‡	0	_		
· · · · · · · · · · · · · · · · · · ·	w		4	2								_	_	‡	‡	0	_		
AND L #111122 FDd		Rd16∧Rs16 → Rd16	_	_								_	_		<u> </u>	-	_	2	
AND L FR. FR.	L	ERd32∧#xx:32 → ERd32	6	_								_	_	‡	‡	0		- 6	
AND.L ERs, ERd	L	ERd32∧ERs32 → ERd32		4								_	_	‡	1	0	_	-	
OR.B #xx:8, Rd	В	Rd8∨#xx:8 → Rd8	2									_	_	‡	‡	0	_	2	
OR.B Rs, Rd	В	Rd8∨Rs8 → Rd8		2								_	_	‡	\$	0	_	2	2
OR.W #xx:16, Rd	W	Rd16∨#xx:16 → Rd16	4									_	_	‡	‡	0	_	4	1
OR.W Rs, Rd	W	Rd16∨Rs16 → Rd16		2								_	_	‡	\$	0	_	2	2
OR.L #xx:32, ERd	L	ERd32∨#xx:32 → ERd32	6									_	_	‡	‡	0	_	6	3
OR.L ERs, ERd	L	$ERd32{\lor}ERs32 \to ERd32$		4								_	_	‡	\$	0	-	4	1
XOR.B #xx:8, Rd	В	Rd8⊕#xx:8 → Rd8	2									_	_	‡	‡	0		2	2
XOR.B Rs, Rd	В	Rd8⊕Rs8 → Rd8		2								_	_	‡	\$	0		2	2
XOR.W #xx:16, Rd	W	Rd16⊕#xx:16 → Rd16	4									_	_	‡	\$	0		4	1
XOR.W Rs, Rd	W	Rd16⊕Rs16 → Rd16		2								_	_	‡	\$	0		2	2
XOR.L #xx:32, ERd	L	ERd32⊕#xx:32 → ERd32	6									_	_	‡	‡	0		6	Č
XOR.L ERs, ERd	L	ERd32⊕ERs32 → ERd32		4								_	_	‡	‡	0	_	4	1
NOT.B Rd	В	¬ Rd8 → Rd8		2								_	_	‡	‡	0	_	2	2
NOT.W Rd	W	¬ Rd16 → Rd16		2								_	_	‡	‡	0	_	2	2
NOT.L ERd	L	¬ Rd32 → Rd32		2								_	_	‡	‡	0	_	2	2

Table A-1 Instruction Set (cont)

4. Shift instructions

									le ar		,							No. State	
	Operand Size				@ERn	ERn)	@-ERn/@ERn+		@(d, PC)	@ @ aa	Implied	Ü	Con	ditio	on C	Code	e	Normal	Advanced
Mnemonic	ŏ	Operation	XX#	R	@ E	@(q,	9	@ aa	<u>@</u>	0	Ē	ı	Н	N	z	٧	С	Š	Ad
SHAL.B Rd	В			2								_	_	‡	‡	‡	‡	2	2
SHAL.W Rd	W	-0		2								_	_	‡	‡	‡	‡	2	2
SHAL.L ERd	L	MSB LSB		2								_	_	‡	‡	‡	‡	2	2
SHAR.B Rd	В			2								_	_	‡	‡	0	‡	2	2
SHAR.W Rd	W			2								_	_	‡	‡	0	‡	2	2
SHAR.L ERd	L	MSB LSB		2								_	_	‡	‡	0	‡	2	2
SHLL.B Rd	В			2								_	_	‡	‡	0	‡	2	2
SHLL.W Rd	W	-0		2								_	_	‡	‡	0	‡	2	2
SHLL.L ERd	L	MSB LSB		2								_	_	‡	‡	0	‡	2	2
SHLR.B Rd	В			2								_	_	‡	‡	0	‡	2	2
SHLR.W Rd	W	0+		2								_	_	‡	‡	0	‡	2	2
SHLR.L ERd	L	MSB LSB		2								_	_	‡	‡	0	‡	2	2
ROTXL.B Rd	В			2								_	_	‡	‡	0	‡	2	2
ROTXL.W Rd	W			2								_	_	‡	‡	0	‡	2	2
ROTXL.L ERd	L	MSB ← LSB		2								_	_	‡	‡	0	‡	2	2
ROTXR.B Rd	В			2								_	_	‡	‡	0	‡	2	2
ROTXR.W Rd	W			2								_	_	‡	‡	0	‡	2	2
ROTXR.L ERd	L	MSB ──► LSB		2								_	_	‡	‡	0	‡	2	2
ROTL.B Rd	В			2								_	_	‡	‡	0	‡	2	2
ROTL.W Rd	W			2								_	_	‡	‡	0	‡	2	2
ROTL.L ERd	L	MSB ← LSB		2								_	_	1	‡	0	‡	2	2
ROTR.B Rd	В			2								_	_	‡	‡	0	‡	2	2
ROTR.W Rd	W			2								_	_	‡	‡	0	‡	2	2
ROTR.L ERd	L	MSB ──► LSB		2								_	_	‡	‡	0	‡	2	2

5. Bit manipulation instructions

									e aı (by)							No. State	
Mnemonic	Operand Size	Operation	*x#	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa	Implied	1	Con	ditio	on C	ode V	c	Normal	Advanced
BSET #xx:3, Rd	В	(#xx:3 of Rd8) ← 1		2								_	_	_	_	_	_	2	
BSET #xx:3, @ERd	В	(#xx:3 of @ERd) ← 1			4							_	_	_	_	_	_	8	
BSET #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 1						4				_	_	_	_	_	_	8	
BSET Rn, Rd	В	(Rn8 of Rd8) ← 1		2								_	_	_	_	_	_	2	
BSET Rn, @ERd	В	(Rn8 of @ERd) ← 1			4							_	_	_	_	_	_	8	
BSET Rn, @aa:8	В	(Rn8 of @aa:8) ← 1						4				_	_	_	_	_	_	8	
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0		2								_	_	_	_	_	_	2	
BCLR #xx:3, @ERd	В	(#xx:3 of @ERd) ← 0			4							_	_	_	_	_	_	8	
BCLR #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 0						4				_	_	_	_	_	_	8	
BCLR Rn, Rd	В	(Rn8 of Rd8) ← 0		2								_	_	_	_	_	_	2	
BCLR Rn, @ERd	В	(Rn8 of @ERd) ← 0			4							_	_	_	_	_	_	8	
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0						4				_	_	_	_	_	_	8	
BNOT #xx:3, Rd	В	(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)		2								_	_	_	_	_	_	2	
BNOT #xx:3, @ERd	В	(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)			4							_	_	_	_	_	_	8	
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)						4				_	_	_	_	_	_	8	
BNOT Rn, Rd	В	(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)		2								_	-	_	_	_	_	2	
BNOT Rn, @ERd	В	(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)			4							_	_	_	_	_	_	8	
BNOT Rn, @aa:8	В	(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)						4				_	_	_	_	_	_	8	
BTST #xx:3, Rd	В	$(\#xx:3 \text{ of Rd8}) \rightarrow Z$		2											‡		_	2	
BTST #xx:3, @ERd	В	(#xx:3 of @ERd) \rightarrow Z			4							_	_	_	‡	_	_	6	
BTST #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow Z						4				_	_	_	\$	_	_	6	
BTST Rn, Rd	В	(Rn8 of @Rd8) \rightarrow Z		2								_	_	_	‡		_	2	
BTST Rn, @ERd	В	(Rn8 of @ERd) \rightarrow Z			4							_	_		‡	_		6	
BTST Rn, @aa:8	В	(Rn8 of @aa:8) \rightarrow Z						4					Ŀ		‡		_	6	
BLD #xx:3, Rd	В	$(\#xx:3 \text{ of Rd8}) \to C$		2								_	<u> </u>	_	_	_	‡	2	

Table A-1 Instruction Set (cont)

									le ar									No. State	
Mnemonic	Operand Size	Operation	жх#	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	Фаа	@(d, PC)	@ @ aa	Implied	ı	Con	ditio	on C	≎od∈ V		Normal	Advanced
BLD #xx:3, @ERd	В	(#xx:3 of @ERd) → C			4							_	_	_	_	_	‡	6	
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) → C						4				_	_	_	_	_	‡	6	
BILD #xx:3, Rd	В	¬ (#xx:3 of Rd8) \rightarrow C		2								_	_	_	_	_	‡	2	
BILD #xx:3, @ERd	В	¬ (#xx:3 of @ERd) \rightarrow C			4							_	_	_	_	_	‡	6	
BILD #xx:3, @aa:8	В	¬ (#xx:3 of @aa:8) → C						4				_	_	_	_	_	‡	6	
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of Rd8})$		2								_	_	_	_	_	_	2	
BST #xx:3, @REd	В	$C \rightarrow (\#xx:3 \text{ of } @ERd)$			4							_	-	_	_	_	_	8	
BST #xx:3, @aa:8	В	C → (#xx:3 of @aa:8)						4				_	_	_	_	_	_	8	
BIST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of Rd8})$		2								_	_	_	_	_	_	2	
BIST #xx:3, @ERd	В	$C \rightarrow (\#xx:3 \text{ of } @ERd24)$			4							_	_	_	_	_	_	8	
BIST #xx:3, @aa:8	В	C → (#xx:3 of @aa:8)						4				_	_	_	_	_	_	8	
BAND #xx:3, Rd	В	$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$		2								_	_	_	_	_	‡	2	
BAND #xx:3, @ERd	В	$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$			4							_	_	_	_	_	‡	6	
BAND #xx:3, @aa:8	В	$C \land (\#xx:3 \text{ of } @aa:8) \rightarrow C$						4				_	_	_	_	_	‡	6	
BIAND #xx:3, Rd	В	$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$		2								_	_	_	_	_	‡	2	
BIAND #xx:3, @ERd	В	$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$			4							_	_	_	_	_	‡	6	
BIAND #xx:3, @aa:8	В	$C \land (\#xx:3 \text{ of } @aa:8) \rightarrow C$						4				_	_	_	_	_	‡	6	
BOR #xx:3, Rd	В	C \vee (#xx:3 of Rd8) \rightarrow C		2								_	_	_	_	_	‡	2	
BOR #xx:3, @ERd	В	C \vee (#xx:3 of @ERd24) \rightarrow C			4							_	_	_	_	_	‡	6	
BOR #xx:3, @aa:8	В	$C\lor(\#xx:3 \text{ of } @aa:8)\to C$						4				_	_	_	_	_	‡	6	
BIOR #xx:3, Rd	В	$C\lor(\#xx:3 \text{ of } Rd8)\to C$		2								_	_	_	_	_	‡	2	
BIOR #xx:3, @ERd	В	$C\lor(\#xx:3 \text{ of } @ERd24) \to C$			4							_	_	_	_	_	‡	6	
BIOR #xx:3, @aa:8	В	$C\lor(\#xx:3 \text{ of } @aa:8)\to C$						4				_	_	_	_	_	‡	6	
BXOR #xx:3, Rd	В	$C⊕(\#xx:3 \text{ of Rd8}) \rightarrow C$		2								_	_	_	_	_	‡	2	
BXOR #xx:3, @ERd	В	C⊕(#xx:3 of @ERd24) → C			4							_	_	_	_	_	‡	6	
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 of @aa:8) → C						4				_	_	_	_	_	‡	6	
BIXOR #xx:3, Rd	В	$C⊕(\#xx:3 \text{ of Rd8}) \rightarrow C$		2								_	_	_	_	_	‡	2	
BIXOR #xx:3, @ERd	В	C⊕(#xx:3 of @ERd24) → C			4							_	_	_	_	_	‡	6	
BIXOR #xx:3, @aa:8	В	C⊕(#xx:3 of @aa:8) → C						4				_	_	_	_	_	‡	6	

6. Branching instructions

									Mod ngth)							No. State	
Mnemonic	Operand Size	Operation		#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@аа	@(d, PC)	@ @ aa	Implied	l (Con H	ditio	on C	ode V	C	Normal	Advanced
BRA d:8 (BT d:8)	_	If condition	Always							2			_	_	_	_	_	_	4	
BRA d:16 (BT d:16)	_	is true then $PC \leftarrow$								4			_	_	_	_	_	_	6	
BRN d:8 (BF d:8)	_	PC+d else	Never							2			_	_	_	_	_	_	4	
BRN d:16 (BF d:16)	_	next;								4			_	_	_	_	_	_	6	
BHI d:8	_		$C \lor Z = 0$							2			_	_	_	_	_	_	4	
BHI d:16	_									4			_	_	_	_	_	_	6	
BLS d:8	_		C ∨ Z = 1							2			_	_	_	_	_	_	4	
BLS d:16	_									4			_	_	_	_	_	_	6	
BCC d:8 (BHS d:8)	_		C = 0							2			_	_	_	_	_	_	4	
BCC d:16 (BHS d:16)	_									4			_	_	_	_	_	_	6	
BCS d:8 (BLO d:8)	_		C = 1							2			_	_	_	_	_	_	4	
BCS d:16 (BLO d:16)	_									4			_	_	_	_	_	_	6	
BNE d:8	_		Z = 0							2			_	_	_	_	_	_	4	
BNE d:16										4			_	_	_	_	_	_	6	
BEQ d:8			Z = 1							2			_	_	_	_	_	_	4	
BEQ d:16	_									4			_	_	_	_	_	_	6	
BVC d:8	_		V = 0							2			_	_	_	_	_	_	4	
BVC d:16	_									4			_	_	_	_	_	_	6	
BVS d:8	_		V = 1							2			_	_	_	_	_	_	4	
BVS d:16	_									4			_	_	_	_	_	_	6	
BPL d:8	_		N = 0							2			_	_	_	_	_	_	4	
BPL d:16	_									4			_	_	_	_	_	_	6	
BMI d:8	_		N = 1							2			_	_	_	_	_	_	4	
BMI d:16	_									4			_	_	_	_	_	_	6	
BGE d:8	_		N⊕V = 0							2			_	_	_	_	_	_	4	
BGE d:16	_									4			_	_	_	_	_	_	6	
BLT d:8			N⊕V = 1							2			_	_	_	_	_	_	4	
BLT d:16	_									4			_	_	_	_	_	_	6	
BGT d:8	_		Z ∨ (N⊕V)							2			_	_	_	_	_	_	4	
BGT d:16	_		= 0							4			_	_	_	_	_	_	6	

Table A-1 Instruction Set (cont)

										le ar)						No. State		
	Operand Size			<u> </u>		@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa	Implied		Con	ditio	on C	•	Normal	Advanced	
Mnemonic	o	Operation		XX#	R	<u>@</u>	<u>@</u>	<u>ė</u>	9	9	0	Ξ	ı	Н	N	Z	٧	С	ž	Ad
BLE d:8	—	If condition	Z ∨ (N⊕V)							2			_	_	_	_	_	_	4	1
BLE d:16	_	is true then PC ← PC+d else next;	= 1							4				_	_	_	_		6	5
JMP @ERn	_	PC ← ERn				2							_	_	_	_	_	_	4	ı
JMP @aa:24	_	PC ← aa:24							4				_	_	_	_	_	_	6	5
JMP @@aa:8	_	PC ← @aa:8	3								2		_	_	_	_	_	_	8	10
BSR d:8	_	PC → @−SF PC ← PC+d:								2			_	_	_	_	_	_	6	8
BSR d:16	_	PC → @−SF PC ← PC+d:								4			_	_	_	_	_		8	10
JSR @ERn	_	$PC \rightarrow @-SF$ $PC \leftarrow @ERr$				2							_	_	_	_	_		6	8
JSR @aa:24	_	PC → @-SF PC ← @aa:2							4				_	_	_	_	_	_	8	10
JSR @@aa:8	_	PC → @-SF PC ← @aa:8									2		_	_	_	_	_	_	8	12
RTS	_	PC ← @SP+	+									2	_	_	_	_	_	_	8	10

7. System control instructions

					ddre)							No. State	
Mnemonic	Operand Size	Operation	*xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa	Implied	ı	Con	ditio	on C	od: V	C	Normal	Advanced
TRAPA #x:2	_	$PC \rightarrow @-SP$ $CCR \rightarrow @-SP$ <pre><vector> $\rightarrow PC$</vector></pre>									2	_	_	_	_	_	_	14	16
RTE	_	CCR ← @SP+ PC ← @SP+										\$	\$	\$	\$	‡	\$	1	0
SLEEP	-	Transition to power- down state										_	_	_	_	_	_	2	2
LDC #xx:8, CCR	В	#xx:8 → CCR	2									‡	‡	‡	‡	‡	‡	2	2
LDC Rs, CCR	В	Rs8 → CCR		2								‡	‡	‡	‡	‡	‡	2	2
LDC @ERs, CCR	W	@ERs → CCR			4							‡	‡	‡	‡	‡	‡	6	6
LDC @(d:16, ERs), CCR	W	@(d:16, ERs) → CCR				6						\$	\$	1	\$	1	‡	8	3
LDC @(d:24, ERs), CCR	W	@(d:24, ERs) → CCR				10						\$	\$	\$	\$	\$	\$	1	2
LDC @ERs+, CCR	W	@ERs → CCR ERs32+2 → ERs32					4					1	1	1	‡	‡	‡	8	3
LDC @aa:16, CCR	W	@aa:16 → CCR						6				‡	‡	‡	‡	‡	‡	8	3
LDC @aa:24, CCR	W	@aa:24 → CCR						8				‡	‡	‡	‡	‡	‡	1	0
STC CCR, Rd	В	$CCR \to Rd8$		2								_	_	_	_	_	_	2	2
STC CCR, @ERd	W	$CCR \to @ERd$			4							_	_	_	_	_	_	6	6
STC CCR, @(d:16, ERs)	W	$CCR \to @(d:16, ERd)$				6						-	_	-	_	_	_	8	3
STC CCR, @(d:24, ERs)	W	$CCR \rightarrow @(d:24, ERd)$				10						_	_	_	_	_	_	1	2
STC CCR, @-ERs	W	$\begin{array}{c} ERd322 \to ERd32 \\ CCR \to @ERd \end{array}$					4					_	_	_	_	_	_	8	3
STC CCR, @aa:16	W	CCR → @aa:16						6				_	_	_	_	_	_	8	3
STC CCR, @aa:24	W	CCR → @aa:24						8				_	_	_	_	_	_	1	0
ANDC #xx:8, CCR	В	CCR∧#xx:8 → CCR	2									‡	‡	‡	‡	‡	‡	2	2
ORC #xx:8, CCR	В	CCR∨#xx:8 → CCR	2									‡	‡	‡	‡	‡	‡	2	2
XORC #xx:8, CCR	В	CCR⊕#xx:8 → CCR	2									‡	‡	‡	‡	‡	‡	2	2
NOP	[-	PC ← PC+2									2	_	_	_	_	_	_	2	2

8. Block transfer instructions

									le aı (by	nd /tes))							No. State	
	Operand Size				@ERn	@(d, ERn)	@-ERn/@ERn+	ia	@(d, PC)	@ @ aa	Implied	(Con	ditio	on C	ode	e	Normal	Advanced
Mnemonic	ŏ	Operation	XX#	R	®	<u>@</u>	9	@ aa	<u>@</u>	0	Ξ	ı	н	N	z	٧	С	2	Ad
ЕЕРМОУ. В	_	$\begin{array}{ll} \text{if R4L} \neq 0 \text{ then} \\ \text{repeat} & @R5 \rightarrow @R6 \\ & R5+1 \rightarrow R5 \\ & R6+1 \rightarrow R6 \\ & R4L-1 \rightarrow R4L \\ \text{until} & R4L=0 \\ \text{else next} \end{array}$									4			_				8+ 4n* ²	
EEPMOV. W	_	if R4 \neq 0 then repeat @R5 \rightarrow @R6 R5+1 \rightarrow R5 R6+1 \rightarrow R6 R4L-1 \rightarrow R4 until R4=0 else next									4			_		_	_	8+ 4n* ²	

Notes: 1. The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory. For other cases see section A.3, Number of States Required for Execution.

- 2. n is the value set in register R4L or R4.
 - 1 Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - 2 Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - 3 Retains its previous value when the result is zero; otherwise cleared to 0.
 - 4 Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
 - 5 The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
 - 6 Set to 1 when the divisor is negative; otherwise cleared to 0.
 - 7 Set to 1 when the divisor is zero; otherwise cleared to 0.
 - 8 Set to 1 when the quotient is negative; otherwise cleared to 0.

A.2 Operation Code Maps

Table A-2 Operation Code Map (1)

]				5111110411			-		
AH AL	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0	NOP	Table A.2 (2)	STC	LDC	ORG	XORC	ANDC	LDC	AD	D	Table A.2 (2)	Table A.2 (2)	М	ov	ADDX	Table A.2 (2)
1	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	OR.B	XOR.B	AND.B	Table A.2 (2)	SU	JB	Table A.2 (2)	Table A.2 (2)	CI	MP	SUBX	Table A.2 (2)
2																
3																
4	BRA	BRN	ВНІ	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	ВМІ	BGE	BLT	BGT	BLE
5	MULXU.B	DIVXU.B	MULXU.W	DIVXU.W	RTS	BSR	RTE	TRAPA	Table A.2 (2)		JMP		BSR		JSR	
6	BSET	BNOT	BCLR	BTST	OR.W	XOR.W	AND.W	BST BIST	MOV.B			М	ΟV			
7	BSET	BNOT	BULK	візі	BOR BIOR	BXOR BIXOR	BAND	BLD	MOV.B/W	Table A.2 (2)	Table A.2 (2)	EEPMOV		Table		
8								ADD								
9								ADDX								
А								CMP								
В								SUBX								
С								OR								
D								XOR								
Е								AND								
F								MOV								

Table A-2 Operation Code Map (2)

BH AH AL	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F		
01	MOV				LDC/STC				SLEEP				Table A.2 (3)	Table A.2 (3)		Table A.2 (3)		
0A	INC											Al	OD					
0B	ADDS					INC		INC	AD	DS				INC		INC		
0F	DAA											М	ov					
10	SH	ILL		SHLL					SH	IAL		SHAL						
11	SH	LR		SHLR					SH	SHAR SHAR								
12	RO	TXL		ROTXL					ROTL ROTL									
13	RO ⁻	ΓXR		ROTXR					RO	TR		ROTR						
17	NO)T		NOT		EXTU		EXTU	NE	G		NEG		EXTS		EXTS		
1A	DEC											SI	JB					
1B	SUBS					DEC		DEC	SL	JB				DEC		DEC		
1F	DAS								CMP.L									
58	BRA	BRN	ВНІ	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	ВМІ	BGE	BLT	BGT	BLE		
79	MOV	ADD	СМР	SUB	OR	XOR	AND											
7A	MOV	ADD	CMP	SUB	OR	XOR	AND											

Table A-2 Operation Code Map (3)

Instructi	ion cod	e: 1s		2nd by BH I	rte 3rd BL CH	d byte	4th by	te DL					_	ificant b		
C AH ALBH BLCH	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
01406									•	LDC STC		LBC STC		LDC STC		LDC STC
01C05	MULXS		MULXS													
01D05		DIVXS		DIVXS												
01F06					OR	XOR	AND									
7Cr06*1				BTST												
7Cr07*1				BTST	BOR BIOR	BXOR	BAND	BLD BILD								
7Dr06*1	BSET	BNOT	BCLR					BST								
7Dr07*1	BSET	BNOT	BCLR													
7Eaa6*2				BTST												
7Eaa7*2				BTST	BOR BIOR	BXOR BIXOR	BAND									
7Faa6*2	BSET	BNOT	BCLR					BST BIST								
7Faa7*2	BSET	BNOT	BCLR													

Notes: 1. r is the register designation field.
2. aa is the absolute address field.

A.3 Number of States Required for Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the H8/300H CPU. Table A-3 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table A-2 indicates the number of states required per cycle according to the bus size. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Number of states =
$$I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$$

Examples of Calculation of Number of States Required for Execution

Examples: Advanced mode, stack located in external address space, on-chip supporting modules accessed with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

BSET #0, @FFFFFC7:8

From table A-3, I=L=2 and J=K=M=N=0From table A-2, $S_I=4$ and $S_L=3$ Number of states = $2\times 4+2\times 3=14$

JSR @@30

From table A-3, I=J=K=2 and L=M=N=0From table A-2, $S_I=S_J=S_K=4$ Number of states $=2\times 4+2\times 4+2\times 4=24$

Table A-2 Number of States per Cycle

Access Conditions

			On-Ch	ip Sup-		Extern	al Device	
				g Module	8-Bi	t Bus	16-B	it Bus
Cycle		On-Chip Memory	8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	Sı	2	6	3	4	6 + 2m	2	3 + m
Branch address read	SJ	•						
Stack operation	S _K	•						
Byte data access	S _L	•	3	_	2	3 + m		
Word data access	S _M	•	6	_	4	6 + 2m		
Internal operation	Sn	1						

Legend

m: Number of wait states inserted into external device access

Table A-3 Number of Cycles per Instruction

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd ADD.B Rs, Rd ADD.W #xx:16, Rd ADD.W Rs, Rd ADD.L #xx:32, ERd ADD.L ERs, ERd	1 1 2 1 3 1					
ADDS	ADDS #1/2/4, ERd	1					
ADDX	ADDX #xx:8, Rd ADDX Rs, Rd	1					
AND	AND.B #xx:8, Rd AND.B Rs, Rd AND.W #xx:16, Rd AND.W Rs, Rd AND.L #xx:32, ERd AND.L ERs, ERd	1 1 2 1 3 2					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd BAND #xx:3, @ERd BAND #xx:3, @aa:8	1 2 2			1 1		
Bcc	BRA d:8 (BT d:8) BRN d:8 (BF d:8) BHI d:8 BLS d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BEQ d:8 BVC d:8 BVC d:8 BPL d:8 BPL d:8 BBI d:8 BGE d:8 BLT d:8 BGT d:8 BLE d:8	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					

Table A-3 Number of Cycles per Instruction (cont)

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K		Word Data Access M	Internal Operation N
Bcc	BRA d:16 (BT d:16) BRN d:16 (BF d:16) BHI d:16 BLS d:16 BCC d:16 (BHS d:16) BNE d:16 BEQ d:16 BVC d:16	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		N.		M	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
BCLR	BCLR #xx:3, Rd BCLR #xx:3, @ERd BCLR #xx:3, @aa:8 BCLR Rn, Rd BCLR Rn, @ERd BCLR Rn, @aa:8	1 2 2 1 2 2			2 2 2 2		
BIAND	BIAND #xx:3, Rd BIAND #xx:3, @ERd BIAND #xx:3, @aa:8	1 2 2			1		
BILD	BILD #xx:3, Rd BILD #xx:3, @ERd BILD #xx:3, @aa:8	1 2 2			1		
BIOR	BIOR #xx:8, Rd BIOR #xx:8, @ERd BIOR #xx:8, @aa:8	1 2 2			1 1		
BIST	BIST #xx:3, Rd BIST #xx:3, @ERd BIST #xx:3, @aa:8	1 2 2			2 2		
BIXOR	BIXOR #xx:3, Rd BIXOR #xx:3, @ERd BIXOR #xx:3, @aa:8	1 2 2			1		
BLD	BLD #xx:3, Rd BLD #xx:3, @ERd BLD #xx:3, @aa:8	1 2 2			1		

Table A-3 Number of Cycles per Instruction (cont)

Instruction	Mnemonic	:	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	-	Word Data Access M	Internal Operation N
BNOT	BNOT #xx: BNOT #xx: BNOT #xx: BNOT Rn, BNOT Rn, BNOT Rn,	3, @ERd 3, @aa:8 Rd @ERd	1 2 2 1 2 2			2 2 2 2		
BOR	BOR #xx:3 BOR #xx:3 BOR #xx:3	, @ERd	1 2 2			1		
BSET	BSET #xx:3, Rd BSET #xx:3, @ERd BSET #xx:3, @aa:8 BSET Rn, Rd BSET Rn, @ERd BSET Rn, @aa:8		1 2 2 1 2 2			2 2 2 2		
BSR	BSR d:8	Normal	2		1			
	BSR d:16	Advanced Normal Advanced	2 2		1 2			2 2
BST	BST #xx:3, BST #xx:3, BST #xx:3,	Rd @ERd	1 2 2			2 2		
BTST	BTST #xx:3 BTST #xx:3 BTST #xx:3 BTST Rn, I BTST Rn, (3, @ERd 3, @aa:8 Rd @ERd	1 2 2 1 2 2			1 1 1		
BXOR	BXOR #xx: BXOR #xx: BXOR #xx:	3, @ERd	1 2 2			1		
CMP	CMP.B #xx CMP.B Rs, CMP.W #xx CMP.W Rs CMP.L #xx: CMP.L ERS	Rd k:16, Rd , Rd :32, ERd	1 1 2 1 3 1					
DAA	DAA Rd		1					
DAS	DAS Rd		1					

Table A-3 Number of Cycles per Instruction (cont)

			Instruction Fetch	Addr. Read	•	Access	Word Data Access	Operation
Instruction	Mnemonic		I	J	K	L	M	N
DEC	DEC.B Rd DEC.W #1/2, I DEC.L #1/2, E		1 1 1					
DIVXS	DIVXS.B Rs, F DIVXS.W Rs,		2 2					12 20
DIVXU	DIVXU.B Rs, F DIVXU.W Rs,		1					12 20
EEPMOV	EEPMOV.B EEPMOV.W		2 2			2n + 2*1 2n + 2*1		
EXTS	EXTS.W Rd EXTS.L ERd		1					
EXTU	EXTU.W Rd EXTU.L ERd		1					
INC	INC.B Rd INC.W #1/2, R INC.L #1/2, EF		1 1 1					
JMP	JMP @ERn		2					
	JMP @aa:24		2					2
	JMP @@aa:8	Normal	2	1				2
		Advanced	12	2				2
JSR	JSR @ERn	Normal	2		1			
		Advanced	12		2			
	JSR @aa:24	Normal	2		1			2
		Advanced	12		2			2
	JSR @@aa:8	Normal	2	1	1			
		Advanced	12	2	2			
LDC	LDC #xx:8, CC LDC Rs, CCR LDC @ERs, C LDC @(d:16, I LDC @(d:24, I LDC @ERs+, LDC @aa:16,	CCR ERs), CCR ERs), CCR CCR					1 1 1 1	2
	LDC @aa:10, LDC @aa:24,		4				1	

Table A-3 Number of Cycles per Instruction (cont)

Instruction	Mnemonic	Instruction Fetch	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
MOV	MOV.B #xx:8, Rd	1					
WOV	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs), Rd	2			1		
	MOV.B @(d:24, ERs), Rd	4			1		
	MOV.B @ERs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @ERd	1			1		
	MOV.B Rs, @(d:16, ERd)	2			1		
	MOV.B Rs, @(d:24, ERd)	4			1		
	MOV.B Rs, @-ERd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.B Rs, @aa:24	3			1		
	MOV.W #xx:16, Rd	2					
	MOV.W @FR- Rd	1				4	
	MOV.W @ERs, Rd	1				1	
	MOV.W @(d:16, ERs), Rd					1	
	MOV.W @EBax Rd					1	2
	MOV.W @ERs+, Rd	1				1	2
	MOV.W @aa:16, Rd MOV.W @aa:24, Rd	3				1	
	MOV.W @aa.24, Ru MOV.W Rs, @ERd	1				1	
	MOV.W Rs, @(d:16, ERd)					1	
	MOV.W Rs, @(d:10, ERd)	4				1	
	MOV.W Rs, @-ERd	1				1	2
	MOV.W Rs, @aa:16	2				1	_
	MOV.W Rs, @aa:24	3				1	
	MOV.L #xx:32, ERd	3					
	MOV.L ERs, ERd	1					
	MOV.L @ERs, ERd	2				2	
	MOV.L @(d:16, ERs), ERd	3				2	
	MOV.L @(d:24, ERs), ERd	5				2	
	MOV.L @ERs+, ERd	2				2	2
	MOV.L @aa:16, ERd	3				2	
	MOV.L @aa:24, ERd	4				2	
	MOV.L ERs, @ERd	2				2	
	MOV.L ERs, @(d:16, ERd)					2	
	MOV.L ERs, @(d:24, ERd)					2	
	MOV.L ERs, @-ERd	2				2	2
	MOV.L ERs, @aa:16	3				2	
	MOV.L ERs, @aa:24	4				2	

Table A-3 Number of Cycles per Instruction (cont)

		Instruction Fetch	Addr. Read	•	Access	Word Data Access	Operation
	Mnemonic	ı	J	K	L	М	N
MOVFPE	MOVFPE @aa:16, Rd*2	2			1		
MOVTPE	MOVTPE Rs, @aa:16*2	2			1		
MULXS	MULXS.B Rs, Rd	2					12
	MULXS.W Rs, ERd	2					20
MULXU	MULXU.B Rs, Rd	1					12
	MULXU.W Rs, ERd	1					20
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
	OR.W #xx:16, Rd	2					
	OR.W Rs, Rd	1					
	OR.L #xx:32, ERd	3					
	OR.L ERs, ERd	2					
ORC	ORC #xx:8, CCR	1					
POP	POP.W Rn	1				1	2
	POP.L ERn	2				2	2
PUSH	PUSH.W Rn	1				1	2
	PUSH.L ERn	2				2	2
ROTL	ROTL.B Rd	1					
	ROTL.W Rd	1					
	ROTL.L ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.W Rd	1					
	ROTR.L ERd	1					
ROTXL	ROTXL.B Rd	1					
	ROTXL.W Rd	1					
	ROTXL.L ERd	1					
ROTXR	ROTXR.B Rd	1					
	ROTXR.W Rd	1					
	ROTXR.L ERd	1					
RTE	RTE	2		2			2

Table A-3 Number of Cycles per Instruction (cont)

Instruction	Mnemonic		Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Word Data Access M	Internal Operation N
RTS	RTS	Normal	2		1	 	2
		Advanced	2		2		2
SHAL	SHAL.B Rd		1				
	SHAL.W Rd		1				
	SHAL.L ERd		1				
SHAR	SHAR.B Rd		1				
	SHAR.W Rd SHAR.L ERd	i	1				
		l					
SHLL	SHLL.B Rd		1 1				
	SHLL.W Rd SHLL.L ERd		1				
CLILD			1				
SHLR	SHLR.B Rd SHLR.W Rd		1				
	SHLR.L ERd		1				
SLEEP	SLEEP		1				
STC	STC CCR, R	d	1				
	STC CCR, @		2			1	
	STC CCR, @	(d:16, ERd)	3			1	
	STC CCR, @	(d:24, ERd)	5			1	
	STC CCR, @		2			1	2
	STC CCR, @		3			1	
	STC CCR, @	aa:24	4			1	
SUB	SUB.B Rs, R		1				
	SUB.W #xx:1		2				
	SUB.W Rs, F		1				
	SUB.L #xx:32 SUB.L ERs,		1				
SUBS	SUBS #1/2/4		1				
SUBX	SUBX #xx:8,	-	1				
JUDA	SUBX Rs, Ro		1				
TRAPA	TRAPA #x:2	Normal	2	1	2		4
		Advanced	2	2	2		4
XOR	XOR.B #xx:8	, Rd	1				
	XOR.B Rs, R		1				
	XOR.W #xx:	16, Rd	2				
	XOR.W Rs, F		1				
	XOR.L #xx:3		3				
XORC	XOR.L ERs,		1				
AURU	XORC #xx:8,	, CCK	I				

Notes: 1. n is the value set in register R4L or R4. The source and destination are accessed n + 1 times each.

^{2.} Not available in the H8/3032 Series.

Appendix B Register Field

B.1 Register Addresses and Bit Names

Addrass	Register	Data Bus	Bit Names									
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	
H'1C												
H'1D												
H'1E												
H'1F												
H'20	_		_	_	_	_	_	_	_	_		
H'21	_		_	_	_	_	_	_	_	_	-	
H'22	_		_	_	_	_	_	_	_	_	-	
H'23	_		_	_	_	_	_	_	_	_	-	
H'24	_		_	_	_	_	_	_	_	_	_	
H'25	_		_	_	_	_	_	_	_	_	_	
H'26	_		_	_	_	_	_	_	_	_	_	
H'27	_		_	_	_	_	_	_	_	_	_	
H'28	_		_	_	_	_	_	_	_	_		
H'29	_		_	_	_	_	_	_	_	_	_	
H'2A	_		_	_	_	_	_	_	_	_	_	
H'2B	_		_	_	_	_	_	_	_	_	_	
H'2C	_		_	_	_	_	_	_	_	_	_	
H'2D	_		_	_	_	_	_	_	_	_	_	
H'2E	_		_	_	_	_	_	_	_	_	_	
H'2F	_		_	_	_	_	_	_	_	_	_	
H'30	_		_	_	_	_	_	_	_	_		
H'31	_		_	_	_	_	_	_	_	_	-	
H'32	_		_	_	_	_	_	_	_	_	_	
H'33	_		_	_	_	_	_	_	_	_	_	
H'34	_		_	_	_	_	_	_	_	_	-	
H'35	_		_	_	_	_	_	_	_	_	-	
H'36	_		_	_	_	_	_	_	_	_	-	
H'37	_		_	_	_	_	_	_	_	_	-	
H'38	_		_	_	_	_	_	_	_	_	-	
H'39	_		_	_	_	_	_	_	_		-	
H'3A	_		_	_	_	_	_	_	_	_	-	

Legend DMAC: DMA controller

Addross	Register	Data Bus				Bit	Names				
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'3B	_		_	_	_	_	_	_	_	_	
H'3C	_		_	_	_	_	_	_	_	_	-
H'3D	_		_	_	_	_	_	_	_	_	-
H'3E	_		_	_	_	_	_	_	_	_	-
H'3F	_		_	_	_	_	_	_	_	_	-
H'40	_		_	_	_	_	_	_	_	_	
H'41	_		_	_	_	_	_	_	_	_	_
H'42	_		_	_	_	_	_	_	_	_	-
H'43	_		_	_	_	_	_	_	_	_	_
H'44	_		_	_	_	_	_	_	_	_	=
H'45	_		_	_	_	_	_	_	_	_	_
H'46	_		_	_	_	_	_	_	_	_	_
H'47	_		_	_	_	_	_	_	_	_	_
H'48	_		_	_	_	_	_	_	_	_	-
H'49	_		_	_	_	_	_	_	_	_	-
H'4A	_		_	_	_	_	_	_	_	_	-
H'4B	_		_	_	_	_	_	_	_	_	-
H'4C	_		_	_	_	_	_	_	_	_	_
H'4D	_		_	_	_	_	_	_	_	_	=
H'4E	_		_	_	_	_	_	_	_	_	_
H'4F	_		_	_	_	_	_	_	_	_	_
H'50	_		_	_	_	_	_	_	_	_	_
H'51	_		_	_	_	_	_	_	_	_	_
H'52	_		_	_	_	_	_	_	_	_	_
H'53	_		_	_	_	_	_	_	_	_	_
H'54	_		_	_	_	_	_	_	_	_	_
H'55	_		_	_	_	_	_	_	_	_	_
H'56	_			_	_	_	_	_	_	_	_
H'57	_		_	_	_	_	_	_	_	_	_
H'58	_		_	_	_	_	_	_	_	_	_
H'59	_		_	_	_	_	_	_	_	_	_
H'5A	_		_	_	_	_	_	_	_	_	_
H'5B	_		_	_	_	_	_	_	_	_	_
H'5C	_		_	_	_	_	_	_	_	_	_
H'5D	_			_	_	_	_	_	_	_	_
H'5E	_			_	_	_	_	_	_	_	_
H'5F	_		_	_	_	_	_	_	_	_	

(Now) Name Width Bit 0 Bit 6 Bit 5 Bit 4 Bit 2 Bit 1 Bit 0 Module Name H60 TSTR 8 - - - STR4 STR2 STR1 STR0 ITT ITT IITT	Address	Register	Data Bus	Bit Names								
Heil		•		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
Horal Table Horal Hora	H'60	TSTR	8	_	_	_	STR4	STR3	STR2	STR1	STR0	ITU
Hest	H'61	TSNC	8	_	_	_	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	(all channels)
High TCR0 8	H'62	TMDR	8		MDF	FDIR	PWM4	PWM3	PWM2	PWM1	PWM0	
High Tidro S	H'63	TFCR	8	_	_	CMD1	CMD0	BFB4	BFA4	BFB3	BFA3	
Hi	H'64	TCR0	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 0
HIGH TISRO 8	H'65	TIOR0	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	_
Hi68	H'66	TIER0	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	_
H'69	H'67	TSR0	8	_	_	_	_	_	OVF	IMFB	IMFA	_
High Grade High	H'68	TCNT0H	16									_
High GRAOL High GRBOH High Hig	H'69	TCNT0L										_
High Grade High High	H'6A	GRA0H	16									
High Great High TCR1 8	H'6B	GRA0L	_									
High TCR1	H'6C	GRB0H	16									
H'6F	H'6D	GRB0L	_									_
H'70	H'6E	TCR1	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 1
H71 TSR1 8 — — — — — OVF IMFB IMFA H72 TCNT1H 16 H73 TCNT1L H74 GRA1H 16 H75 GRA1L H76 GRB1H 16 H77 GRB1L H78 TCR2 8 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H79 TIOR2 8 — IOB2 IOB1 IOB0 — IOA2 IOA1 IOA0 H7A TIER2 8 — — — — OVIE IMIEB IMIEA H7B TSR2 8 — — — — OVF IMFB IMFA H7C TCNT2H 16 H7D TCNT2L H7F GRA2L H780 GRB2H 16	H'6F	TIOR1	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	_
H72	H'70	TIER1	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	-
H'73 TCNT1L H'74 GRA1H H'75 GRA1L H'76 GRB1H H'77 GRB1L H'78 TCR2 8 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'79 TIOR2 8 — IOB2 IOB1 IOB0 — IOA2 IOA1 IOA0 H'7A TIER2 8 — — — — OVIE IMIEB IMIEA H'7B TSR2 8 — — — — OVF IMFB IMFA H'7C TCNT2H H'7D TCNT2L H'7E GRA2H H'7B GRB2H H'80 GRB2H 16	H'71	TSR1	8	_	_	_	_	_	OVF	IMFB	IMFA	_
H'74 GRA1H 16 H'75 GRA1L H'76 GRB1H 16 H'77 GRB1L H'78 TCR2 8 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'79 TIOR2 8 — IOB2 IOB1 IOB0 — IOA2 IOA1 IOA0 H'7A TIER2 8 — — — — OVIE IMIEB IMIEA H'7B TSR2 8 — — — — OVF IMFB IMFA H'7C TCNT2H 16 H'7D TCNT2L H'7E GRA2H 16 H'76 GRB2H 16	H'72	TCNT1H	16									_
H'75 GRA1L H'76 GRB1H 16 H'77 GRB1L H'78 TCR2 8 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'79 TIOR2 8 — IOB2 IOB1 IOB0 — IOA2 IOA1 IOA0 H'7A TIER2 8 — — — — OVIE IMIEB IMIEA H'7B TSR2 8 — — — — OVF IMFB IMFA H'7C TCNT2H 16 H'7D TCNT2L H'7E GRA2H 16 H'7F GRA2L H'80 GRB2H 16	H'73	TCNT1L										_
H'76 GRB1H 16 H'77 GRB1L H'78 TCR2 8 - CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 TPSC2 TPSC1 TPSC0 TPSC3 T	H'74	GRA1H	16									
H'77 GRB1L	H'75	GRA1L	_									
H'78 TCR2 8	H'76	GRB1H	16									
H'79 TIOR2 8 — IOB2 IOB1 IOB0 — IOA2 IOA1 IOA0 H'7A TIER2 8 — — — — OVIE IMIEB IMIEA H'7B TSR2 8 — — — — OVF IMFB IMFA H'7C TCNT2H 16 H'7D TCNT2L H'7E GRA2H 16 H'7F GRA2L H'80 GRB2H 16	H'77	GRB1L	_									_
H'7A TIER2 8 — — — OVIE IMIEB IMIEA H'7B TSR2 8 — — — OVF IMFB IMFA H'7C TCNT2H 16 H'7D TCNT2L H'7E GRA2H 16 H'7F GRA2L H'80 GRB2H 16	H'78	TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 2
H'7B TSR2 8 — — — OVF IMFB IMFA H'7C TCNT2H 16 H'7D TCNT2L H'7E GRA2H 16 H'7F GRA2L H'80 GRB2H 16	H'79	TIOR2	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	
H'7C TCNT2H 16 H'7D TCNT2L H'7E GRA2H 16 H'7F GRA2L H'80 GRB2H 16	H'7A	TIER2	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	
H'7D TCNT2L H'7E GRA2H 16 H'7F GRA2L H'80 GRB2H 16	H'7B	TSR2	8		_	_	_	_	OVF	IMFB	IMFA	_
H'7E GRA2H 16 H'7F GRA2L H'80 GRB2H 16	H'7C	TCNT2H	16									_
H'7F GRA2L H'80 GRB2H 16	H'7D	TCNT2L										_
H'80 GRB2H 16	H'7E	GRA2H	16									
	H'7F	GRA2L									·	_
H'81 GRB2L	H'80	GRB2H	16									_
	H'81	GRB2L	_								_	_

Legend ITU: 16-bit integrated timer unit

Address	Register	Data Bus				Bit	Names				
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'82	TCR3	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 3
H'83	TIOR3	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	-
H'84	TIER3	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	-
H'85	TSR3	8	_	_	_	_	_	OVF	IMFB	IMFA	-
H'86	TCNT3H	16									-
H'87	TCNT3L	_									-
H'88	GRA3H	16									_
H'89	GRA3L	_									_
H'8A	GRB3H	16									_
H'8B	GRB3L	_									=
H'8C	BRA3H	16									_
H'8D	BRA3L	_									-
H'8E	BRB3H	16									-
H'8F	BRB3L	_									-
H'90	TOER	8	_	_	EXB4	EXA4	EB3	EB4	EA4	EA3	ITU
H'91	TOCR	8	_	_	_	XTGD	_	_	OLS4	OLS3	(all channels)
H'92	TCR4	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 4
H'93	TIOR4	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	_
H'94	TIER4	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	=
H'95	TSR4	8	_	_	_	_	_	OVF	IMFB	IMFA	_
H'96	TCNT4H	16									_
H'97	TCNT4L	_									-
H'98	GRA4H	16									-
H'99	GRA4L	_									-
H'9A	GRB4H	16									-
H'9B	GRB4L	_									-
H'9C	BRA4H	16									=
H'9D	BRA4L	_									=
H'9E	BRB4H	16									=
H'9F	BRB4L	_									-

Legend ITU: 16-bit integrated timer unit

Address	Register	Data Bus	Bit Names								
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'A0	TPMR	8	_	_	_	_	G3NOV	G2NOV	G1NOV	G0NOV	TPC
H'A1	TPCR	8	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0	
H'A2	NDERB	8	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8	
H'A3	NDERA	8	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	
H'A4	NDRB*1	8	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8	
		8	NDR15	NDR14	NDR13	NDR12	_	_	_	_	
H'A5	NDRA*1	8	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	
		8	NDR7	NDR6	NDR5	NDR4	_	_	_	_	
H'A6	NDRB*1	8	_	_	_	_	_	_	_	_	
		8	_	_	_	_	NDR11	NDR10	NDR9	NDR8	
H'A7	NDRA*1	8	_	_	_	_	_	_	_	_	
		8	_	_	_	_	NDR3	NDR2	NDR1	NDR0	
H'A8	TCSR*2	8	OVF	WT/ĪT	TME	_	_	CKS2	CKS1	CKS0	WDT
H'A9	TCNT*2	8									
H'AA	_		_	_	_	_	_	_	_	_	
H'AB	RSTCSR*3	8	WRST	RSTOE	_	_	_	_	_	_	
H'AC	_		_	_	_	_	_	_	_	_	
H'AD	_		_	_	_	_	_	_	_	_	
H'AE	_		_	_	_	_	_	_	_	_	
H'AF	_		_	_	_	_	_	_	_	_	
H'B0	SMR	8	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI channel 0
H'B1	BRR	8									
H'B2	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'B3	TDR	8									
H'B4	SSR	8	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
H'B5	RDR	8									
H'B6	_		_	_	_	_	_	_	_	_	
H'B7	_		_	_	_	_	_	_		_	

Notes: 1. The address depends on the output trigger setting.
2. For write access to TCSR and TCNT, see section 10.2.4, Notes on Register Access.
3. For write access to RSTCSR, see section 10.2.4, Notes on Register Access.

TPC: Programmable timing pattern controller
WDT: Watchdog timer
SCI: Serial communication interface


(Iow) Name Width Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Module Name H'B8 —	Address	Register	Data Bus				Bit N	lames				
HBB				Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
HBA — — — — — — — — — — — — — — — — — — —	H'B8	_		_	_	_	_	_	_	_	_	
HBB	H'B9	_		_	_	_	_	_	_	_	_	
HBC	H'BA	_		_	_	_	_	_	_	_	_	
HBD	H'BB	_		_	_	_	_	_	_	_	_	
HBE	H'BC	_		_	_	_	_	_	_	_	_	
HBF — — — — — — — — — — — — — — — — — — —	H'BD	_		_	_	_	_	_	_	_	_	
HCO P1DDR 8 P17DDR P16DDR P15DDR P15DDR P13DDR P13DDR P11DDR P10DDR P00T1 HC1 P2DDR 8 P27DDR P26DDR P25DDR P25DDR P23DDR P23DDR P21DDR P20DDR P00T2 HC2 P1DR 8 P17 P16 P15 P14 P13 P12 P11 P10 P0T1 HC3 P2DR 8 P27 P26 P25 P24 P23 P22 P21 P20 P0T2 HC4 P3DDR 8 P37DDR P36DDR P35DDR P33DDR P32DDR P31DDR P30DDR P0T2 HC5 — — — — — — — — — — — — — — — — — — —	H'BE	_		_	_	_	_	_	_	_	_	
H°C1 P2DDR 8 P2 ₇ DDR P2 ₆ DDR P2 ₅ DDR P2 ₄ DDR P2 ₃ DDR P2 ₂ DDR P2 ₂ DDR P2 ₂ DDR P2 ₀ DDR Port 2 H°C2 P1DR 8 P1 ₇ P1 ₆ P1 ₅ P1 ₄ P1 ₃ P1 ₂ P1 ₁ P1 ₀ Port 1 H°C3 P2DR 8 P2 ₇ P2 ₆ P2 ₅ P2 ₅ P2 ₄ P2 ₃ P2 ₂ P2 ₁ P2 ₀ Port 2 H°C4 P3DDR 8 P3 ₇ DDR P3 ₆ DDR P3 ₅ DDR P3 ₄ DDR P3 ₃ DDR P3 ₂ DDR P3 ₁ DDR P3 ₀ DDR Port 2 H°C5 — — — — — — — — — — — — — — H°C6 P3DR 8 P3 ₇ P3 ₆ P3 ₅ P3 ₅ P3 ₄ P3 ₃ P3 ₂ P3 ₁ P3 ₀ Port 3 H°C7 — — — — — — — — — — — — — H°C8 P5DDR 8 P5 ₇ DDR P5 ₆ DDR P5 ₅ DDR P5 ₅ DDR P5 ₄ DDR P5 ₂ DDR P5 ₁ DDR P5 ₀ DDR Port 5 H°C9 P6DDR 8 — — P6 ₅ DDR P6 ₄ DDR P6 ₃ DDR P5 ₂ DDR P5 ₁ DDR Port 6 H°CA P5DR 8 P5 ₇ P5 ₆ P5 ₅ P5 ₄ P5 ₃ P5 ₂ P5 ₁ P5 ₀ Port 6 H°CC — — — — — — — — — — — — — — — — — —	H'BF	_		_	_	_	_	_	_	_	_	
HC2 P1DR 8 P17 P16 P15 P14 P13 P12 P11 P10 Port 1 HC3 P2DR 8 P27 P26 P25 P24 P23 P22 P21 P20 Port 2 HC4 P3DDR 8 P37DDR P36DDR P35DDR P34DDR P33DDR P32DDR P31DDR P30DDR Port 2 HC5 — — — — — — — — — — — — — — — — — — —	H'C0	P1DDR	8	P1 ₇ DDR	P1 ₆ DDR	P1 ₅ DDR	P1 ₄ DDR	P1 ₃ DDR	P1 ₂ DDR	P1 ₁ DDR	P1 ₀ DDR	Port 1
H'C3 P2DR 8 P27 P26 P25 P24 P23 P22 P21 P20 Port 2 H'C4 P3DDR 8 P37DDR P36DDR P35DDR P35DDR P33DDR P32DDR P31DDR P30DDR Port 2 H'C5 — — — — — — — — — — — — — — — — — — —	H'C1	P2DDR	8	P2 ₇ DDR	P2 ₆ DDR	P2 ₅ DDR	P2 ₄ DDR	P2 ₃ DDR	P2 ₂ DDR	P2 ₁ DDR	P2 ₀ DDR	Port 2
H'C4 P3DDR 8 P3 ₆ DDR P3 ₆ DDR P3 ₅ DDR P3 ₄ DDR P3 ₃ DDR P3 ₂ DDR P3 ₁ DDR P3 ₀ DDR Port 2 H'C5 — — — — — — — — — — — — — — — — — — —	H'C2	P1DR	8	P1 ₇	P1 ₆	P1 ₅	P1 ₄	P1 ₃	P1 ₂	P1 ₁	P1 ₀	Port 1
H'C5 — — — — — — — — — — — — — — — — — — —	H'C3	P2DR	8	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 ₀	Port 2
H'C6 P3DR 8 P37 P36 P35 P34 P33 P32 P31 P30 Port 3 H'C7 — <t< td=""><td>H'C4</td><td>P3DDR</td><td>8</td><td>P3₇DDR</td><td>P3₆DDR</td><td>P3₅DDR</td><td>P3₄DDR</td><td>P3₃DDR</td><td>P3₂DDR</td><td>P3₁DDR</td><td>P3₀DDR</td><td>Port 2</td></t<>	H'C4	P3DDR	8	P3 ₇ DDR	P3 ₆ DDR	P3 ₅ DDR	P3 ₄ DDR	P3 ₃ DDR	P3 ₂ DDR	P3 ₁ DDR	P3 ₀ DDR	Port 2
H'C7 —	H'C5	_		_	_	_	_	_	_	_	_	
H'C8 P5DDR 8 P57DDR P56DDR P55DDR P53DDR P53DDR P52DDR P51DDR P50DDR Port 5 H'C9 P6DDR 8 — — P66DDR P63DDR — — P60DDR Port 6 H'CA P5DR 8 P57 P56 P55 P54 P53 P52 P51 P50 Port 5 H'CB P6DR 8 — — P65 P64 P63 — — P60 Port 6 H'CC — P60DR P81DDR P80DDR P90DR P91T P90 P91T P91T P90 P91T <td< td=""><td>H'C6</td><td>P3DR</td><td>8</td><td>P3₇</td><td>P3₆</td><td>P3₅</td><td>P3₄</td><td>P3₃</td><td>P3₂</td><td>P3₁</td><td>P3₀</td><td>Port 3</td></td<>	H'C6	P3DR	8	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀	Port 3
H'C9 P6DDR 8 — — P65DDR P64DDR P63DDR — P60DDR Port 6 H'CA P5DR 8 P57 P56 P55 P54 P53 P52 P51 P50 Port 5 H'CB P6DR 8 — — P65 P64 P63 — — P60 Port 6 H'CC — <td>H'C7</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td>	H'C7	_		_	_	_	_	_	_	_	_	
H'CA P5DR 8 P57 P56 P55 P54 P53 P52 P51 P50 Port 5 H'CB P6DR 8 — — P65 P64 P63 — — P60 Port 6 H'CC — P92DDR — P90DDR P0rt 9 — — — — — — — P92DDR — <	H'C8	P5DDR	8	P5 ₇ DDR	P5 ₆ DDR	P5 ₅ DDR	P5 ₄ DDR	P5 ₃ DDR	P5 ₂ DDR	P5 ₁ DDR	P5 ₀ DDR	Port 5
H'CB P6DR 8 — P65 P64 P63 — — P60 Port 6 H'CC — P83 DDR P82 DDR P81 DDR P80 DDR Port 8 H'CE P7DR 8 — — — — P83 DR P82 DDR P81 DDR P00 DOR Port 7 H'CF P8DR 8 — — — — P83 DR P82 DR P81 DDR P00 DOR P00 DR P00 DR P01 S P01 S P01 DDR P01 DDR P00 DDR P01 DR P01 DDR	H'C9	P6DDR	8	_	_	P6 ₅ DDR	P6 ₄ DDR	P6 ₃ DDR	_	_	P6 ₀ DDR	Port 6
H'CC —	H'CA	P5DR	8	P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁	P5 ₀	Port 5
H'CD P8DDR 8 — — P84DDR P83DDR P82DDR P81DDR P80DDR Port 8 H'CE P7DR 8 P77 P76 P75 P74 P73 P72 P71 P70 Port 7 H'CF P8DR 8 — — — — P83 P82 P81 P80 Port 8 H'D0 P9DDR 8 — — — P94DDR — P90DDR Port 9 H'D1 PADDR 8 PA7DDR PA6DDR PA5DDR PA4DDR PA3DDR PA2DDR PA1DDR PA0DDR POT A Port A H'D2 P9DR 8 — — — P94 — P92 — P90 Port A H'D2 P9DR 8 — — — P94 — P92 — P90 Port 9 H'D3 PADR 8 PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 Port A <td< td=""><td>H'CB</td><td>P6DR</td><td>8</td><td>_</td><td>_</td><td>P6₅</td><td>P6₄</td><td>P6₃</td><td>_</td><td>_</td><td>P6₀</td><td>Port 6</td></td<>	H'CB	P6DR	8	_	_	P6 ₅	P6 ₄	P6 ₃	_	_	P6 ₀	Port 6
H'CE P7DR 8 P77 P76 P75 P74 P73 P72 P71 P70 Port 7 H'CF P8DR 8 — — — — P83 P82 P81 P80 Port 8 H'D0 P9DDR 8 — — — P94DDR — P90DDR Port 9 H'D1 PADDR 8 PA7DDR PA6DDR PA5DDR PA4DDR PA3DDR PA2DDR PA1DDR PA0DDR POT A Port A H'D2 P9DR 8 — — — P94 — P92 — P90 Port 9 H'D2 P9DR 8 — — — P94 — P92 — P90 Port 9 H'D3 PADR 8 PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 Port A H'D4 PBDDR 8 PB7DDR PB6DDR PB5DDR PB3DDR PB3DDR PB2DDR PB1DDR PB0DDR PB0DDR PB0DDR PB1DDR PB0DDR PB1DDR PB0DDR PB1DDR PB0DDR PB1DDR PB0DDR PB1DDR PB0DDR PB1DB PB0DDR PB1DDR PB1DB PB1DDR PB0DDR PB1DB PB1DB PB1DB PB	H'CC	_		_	_	_	_	_	_	_	_	
H'CF P8DR 8 — — — P83 P82 P81 P80 Port 8 H'D0 P9DDR 8 — — — P94DDR — P92DDR — P90DDR Port 9 H'D1 PADDR 8 PA7DDR PA6DDR PA4DDR PA2DDR PA1DDR PA0DDR Port A H'D2 P9DR 8 — — — P94 — P92 — P90 Port 9 H'D3 PADR 8 PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 Port A H'D4 PBDDR 8 PB7DDR PB6DDR PB5DDR PB4DDR PB3DDR PB2DDR PB1DDR Pb0DDR Port B H'D5 PCDDR 8 PC7DDR PC6DDR PC5DDR PC4DDR PC3DDR PC2DDR PC1DDR PO0DR Port B H'D6 PBDR 8 PB6 PB6 PB6	H'CD	P8DDR	8	_	_	_	P8 ₄ DDR	P8 ₃ DDR	P8 ₂ DDR	P8 ₁ DDR	P8 ₀ DDR	Port 8
H'D0 P9DDR 8 — — P94DDR — P92DDR — P90DDR Port 9 H'D1 PADDR 8 PA7DDR PA6DDR PA5DDR PA4DDR PA3DDR PA2DDR PA1DDR PA0DDR Port A H'D2 P9DR 8 — — P94 — P92 — P90 Port 9 H'D3 PADR 8 PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 Port A H'D4 PBDDR 8 PB7DDR PB6DDR PB5DDR PB4DDR PB3DDR PB2DDR PB1DDR PB0DDR Port B H'D5 PCDDR 8 PC7DDR PC6DR PC5DDR PC4DDR PC3DDR PC2DDR PC1DDR PC0DDR Port C H'D6 PBDR 8 PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 Port B	H'CE	P7DR	8	P7 ₇	P7 ₆	P7 ₅	P7 ₄	P7 ₃	P7 ₂	P7 ₁	P7 ₀	Port 7
H'D1 PADDR 8 PA ₇ DDR PA ₆ DDR PA ₅ DDR PA ₄ DDR PA ₃ DDR PA ₂ DDR PA ₁ DDR PA ₀ DDR Port A H'D2 P9DR 8 — — — P9 ₄ — P9 ₂ — P9 ₀ Port 9 H'D3 PADR 8 PA ₇ PA ₆ PA ₅ PA ₄ PA ₃ PA ₂ PA ₁ PA ₀ Port A H'D4 PBDDR 8 PB ₇ DDR PB ₆ DDR PB ₅ DDR PB ₄ DDR PB ₃ DDR PB ₂ DDR PB ₁ DDR PB ₀ DDR PO ₁ DDR PO ₂ DDR PO ₃ DDR PO ₃ DDR PO ₄ DDR PO ₃ DDR PO ₂ DDR PO ₃ DDR PO ₄ DDR PO ₃ DDR PO ₃ DDR PO ₄ DDR PO ₃ DDR PO ₃ DDR PO ₄ DDR PO ₃ DDR PO ₃ DDR PO ₄ DDR PO ₄ DDR PO ₃ DDR PO ₄ DDR PO ₄ DDR PO ₃ DDR PO ₄ DDR PO ₄ DDR PO ₃ DDR PO ₄ DDR PO ₄ DDR PO ₄ DDR PO ₅ DDR PO ₄ DDR PO ₄ DDR PO ₅ DDR PO ₆	H'CF	P8DR	8	_	_	_	_	P8 ₃	P8 ₂	P8 ₁	P8 ₀	Port 8
H'D2 P9DR 8 — — — P94 — P92 — P90 Port 9 H'D3 PADR 8 PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 Port A H'D4 PBDDR 8 PB7DDR PB6DR PB5DDR PB4DDR PB3DDR PB2DDR PB1DDR PB0DDR PO1DR PO1DR PO1DR PO1DR PC0 Port B H'D5 PCDDR 8 PC7DDR PC6DDR PC5DDR PC4DDR PC3DDR PC2DDR PC1DDR PC0DDR PO1DR	H'D0	P9DDR	8	_	_	_	P9 ₄ DDR	_	P9 ₂ DDR	_	P9 ₀ DDR	Port 9
H'D3 PADR 8 PA ₇ PA ₆ PA ₅ PA ₄ PA ₃ PA ₂ PA ₁ PA ₀ Port A H'D4 PBDDR 8 PB ₇ DDR PB ₆ DDR PB ₅ DDR PB ₄ DDR PB ₃ DDR PB ₂ DDR PB ₁ DDR PB ₀ DDR PB ₀ DDR PC ₁ DDR PC	H'D1	PADDR	8	PA ₇ DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA ₃ DDR	PA ₂ DDR	PA ₁ DDR	PA ₀ DDR	Port A
H'D4 PBDDR 8 PB ₇ DDR PB ₆ DDR PB ₅ DDR PB ₄ DDR PB ₃ DDR PB ₂ DDR PB ₁ DDR PB ₀ DDR POrt B Port B H'D5 PCDDR 8 PC ₇ DDR PC ₆ DDR PC ₅ DDR PC ₄ DDR PC ₃ DDR PC ₂ DDR PC ₁ DDR PC ₀ DDR POrt C Port C H'D6 PBDR 8 PB ₇ PB ₆ PB ₅ PB ₄ PB ₃ PB ₂ PB ₁ PB ₀ Port B	H'D2	P9DR	8	_	_	_	P9 ₄	_	P9 ₂	_	P9 ₀	Port 9
H'D5 PCDDR 8 PC7DDR PC6DDR PC5DDR PC4DDR PC3DDR PC2DDR PC1DDR PC0DDR Port C H'D6 PBDR 8 PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 Port B	H'D3	PADR	8	PA ₇	PA ₆	PA ₅		PA ₃	PA ₂	PA ₁	PA ₀	Port A
H'D6 PBDR 8 PB ₇ PB ₆ PB ₅ PB ₄ PB ₃ PB ₂ PB ₁ PB ₀ Port B	H'D4	PBDDR	8	PB ₇ DDR	PB ₆ DDR	PB ₅ DDR	PB ₄ DDR	PB ₃ DDR	PB ₂ DDR	PB ₁ DDR	PB ₀ DDR	Port B
	H'D5	PCDDR	8	PC ₇ DDR	PC ₆ DDR	PC ₅ DDR	PC ₄ DDR	PC ₃ DDR	PC ₂ DDR	PC ₁ DDR	PC ₀ DDR	Port C
	H'D6	PBDR	8	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁	PB ₀	Port B
	H'D7	PCDR	8				PC ₄	PC ₃	PC ₂	PC ₁	PC ₀	Port C

Address	Register	Data Bus									
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'D8	P2PCR		P2 ₇ PCR	P2 ₆ PCR	P2 ₅ PCR	P2 ₄ PCR	P2 ₃ PCR	P2 ₂ PCR	P2 ₁ PCR	P2 ₀ PCR	Port 2
H'D9	_		_	_	_	_	_	_	_	_	
H'DA	_		_	_	_	_	_	_	_	_	
H'DB	P5PCR	8	_	_	_	_	P5 ₃ PCR	P5 ₂ PCR	P5 ₁ PCR	P5 ₀ PCR	Port 5
H'DC	_		_	_	_	_	_	_	_	_	
H'DD	_		_	_	_	_	_	_	_	_	
H'DE	_		_	_	_	_	_	_	_	_	
H'DF	_		_	_	_	_	_	_	_	_	
H'E0	ADDRAH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D
H'E1	ADDRAL	8	AD1	AD0	_	_	_	_	_	_	
H'E2	ADDRBH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E3	ADDRBL	8	AD1	AD0	_	_	_	_	_	_	
H'E4	ADDRCH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E5	ADDRCL	8	AD1	AD0	_	_	_	_	_	_	
H'E6	ADDRDH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E7	ADDRDL	8	AD1	AD0	_	_	_	_	_	_	
H'E8	ADCSR	8	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	
H'E9	ADCR	8	TRGE	_	_	_	_	_	_	_	
H'EA	_		_	_	_	_	_	_	_	_	
H'EB	_		_	_	_	_	_	_	_	_	
H'EC	ABWCR	8	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus controller
H'ED	ASTCR	8	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
H'EE	WCR	8	_	_	_	_	WMS1	WMS0	WC1	WC0	
H'EF	WCER	8	WCE7	WCE6	WCE5	WCE4	WCE3	WCE2	WCE1	WCE0	

Legend A/D: A/D converter


Address	Register	Data Bus				Bit I	Names				
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'F0	_		_	_	_	_	_	_	_	_	
H'F1	MDCR	8	_	_	_	_	_	_	MDS1	MDS0	System control
H'F2	SYSCR	8	SSBY	STS2	STS1	STS0	UE	NMIEG	_	RAME	
H'F3	_		_	_	_	_	_	_	_	_	
H'F4	ISCR	8	_	_	_	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC	Interrupt
H'F5	IER	8	_	_	_	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	controller
H'F6	ISR	8	_	_	_	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	•
H'F7	_		_	_	_	_	_	_	_	_	
H'F8	IPRA	8	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0	Interrupt
H'F9	IPRB	8	IPRB7	IPRB6	_	_	IPRB3	_	IPRB1	_	controller
H'FA	_		_	_	_	_	_	_	_	_	
H'FB	_		_	_	_	_	_	_	_	_	•
H'FC	_		_	_	_	_	_	_	_	_	•
H'FD	_		_	_	_	_	_	_	_	_	
H'FE	_		_	_	_	_	_	_	_	_	•
H'FF	_		_	_	_	_	_	_	_	_	•


B.2 Register Descriptions



TSTR—Timer Start Register


H'60 ITU (all channels)





TMDR—Timer Mode Register

H'62 ITU (all channels)




Phase counting mode flag

- 0 Channel 2 operates normally
- 1 Channel 2 operates in phase counting mode

TFCR—Timer Function Control Register

H'63 ITU (all channels)




Combination mode 1 and 0

Bit 5	Bit 4	
CMD1	CMD0	Operating Mode of Channels 3 and 4
0	0	Channels 3 and 4 operate normally
	1	
1	0	Channels 3 and 4 operate together in complementary PWM mode
	1	Channels 3 and 4 operate together in reset-synchronized PWM mode



H'64

ITU0



Timer prescaler 2 to 0

Bit 2 Bit 1 Bit 0	
TPSC2 TPSC1 TPSC0 TCNT Clock Source	
0 0 0 Internal clock: ø	
1 Internal clock: ø/2	
1 0 Internal clock: ø/4	
1 Internal clock: ø/8	
1 0 0 External clock A: TCL	KA input
1 External clock B: TCL	KB input
1 0 External clock C: TCL	KC input
1 External clock D: TCL	KD input

Clock edge 1 and 0

Bit 4	Bit 3	
CKEG1	CKEG0	Counted Edges of External Clock
0	0	Rising edges counted
	1	Falling edges counted
1	_	Both edges counted


Counter clear 1 and 0

Bit 6	Bit 5	
CCLR1	CCLR0	TCNT Clear Source
0	0	TCNT is not cleared
	1	TCNT is cleared by GRA compare match or input capture
1	0	TCNT is cleared by GRB compare match or input capture
	1	Synchronous clear: TCNT is cleared in synchronization with other synchronized timers

TIOR0—Timer I/O Control Register 0

H'65

ITU0




I/O control A2 to A0

Bit 2	Bit 1	Bit 0		
IOA2	IOA1	IOA0	GRA Function	
0	0	0	GRA is an output	No output at compare match
		1	compare register	0 output at GRA compare match
	1	0		1 output at GRA compare match
		1		Output toggles at GRA compare match
1	0	0	GRA is an input	GRA captures rising edge of input
		1	capture register	GRA captures falling edge of input
	1	0		GRA captures both edges of input
		1		


I/O control B2 to B0

., -	III OI DE			
Bit 6	Bit 5	Bit 4		
IOB2	IOB1	IOB0	GRB Function	
0	0	0	GRB is an output	No output at compare match
		1	compare register	0 output at GRB compare match
	1	0		1 output at GRB compare match
		1		Output toggles at GRB compare match
1	0	0	GRB is an input	GRB captures rising edge of input
		1	capture register	GRB captures falling edge of input
	1	0		GRB captures both edges of input
		1		



TSR0—Timer S	Status 1	Register 0				H'67		ITU0
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	OVF	IMFB	IMFA
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	_	_	R/(W)*	R/(W)*	R/(W)*
				ompare m	natch flag	J A		
		1 1 -	Clearing co	ondition] when IMF	$\Delta = 1$ the	n write ∩ ir	ιΜΕΔ	
			etting cor		A = 1, the	ii wiite o ii	I IIVII A	
				RA when G	RA function	ons as a co	ompare	
		T		iter. e is transfe n GRA fun				
	ı	∣ nput capture	e/compare	e match fl	aq B			
		0 [Clearing						
		Read IMF	B when I	MFB = 1, t	hen write	0 in IMFB		
		match reg	GRB wher gister. lue is tran	GRB fund sferred to (functions a	GRB by a	n input cap	oture	
C	verflo	w flag						
	1 -	aring condition	-					
		d OVF when		then write	0 in OVF			
		tting condition	-	FFFF to H'(0000			


Note: * Only 0 can be written, to clear the flag.




GRA0 H/L—G	enera	al Re	giste	r A0	H/L					H'6A, H'6B				ITU0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Output compare or input capture register

Output compare or input capture register





Note: Bit functions are the same as for ITU0.

TIOR1-	–Timer	I/O	Control	Register	1

H'6F

ITU1

Bit	7	6	5	4	3	2	1	0
	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
Initial value	1	0	0	0	1	0	0	0
Read/Write	_	R/W	R/W	R/W	_	R/W	R/W	R/W

Note: Bit functions are the same as for ITU0.

TIER1—Timer	Interrup	t Enable l	Register 1			ITU1			
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	OVIE	IMIEB	IMIEA	
Initial value	1	1	1	1	1	0	0	0	
Read/Write	_	_	_	_	_	R/W	R/W	R/W	

Note: Bit functions are the same as for ITU0.

TSR1—Timer S	Status Re	gister 1				H'71		ITU1	L
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	OVF	IMFB	IMFA	
Initial value	1	1	1	1	1	0	0	0	
Read/Write	_	_	_	_	_	R/(W)*	R/(W)*	R/(W)*	

Notes: Bit functions are the same as for ITU0.

* Only 0 can be written, to clear the flag.

TCNT1 H/L—	H/L—Timer Counter 1 H/L							H'72, H'73						ITU1			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: Bit functions are the same as for ITU0.

Note: Bit functions are the same as for ITU0.

GRB1 H/L—G	enera	al Re	gister	B1	H/L				H'76, H'77 IT					ITU1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value Read/Write	1	1	1 P///	1	•	•	•	1	•	•	1 D/M/	•	1	1	1	1 R/W

Note: Bit functions are the same as for ITU0.

TCR2—Timer	Control I	Register 2				H'78		ITU	2
Bit	7	6	5	4	3	2	1	0	
	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
Initial value	1	0	0	0	0	0	0	0	
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Notes: 1. Bit functions are the same as for ITU0.

2. When channel 2 is used in phase counting mode, the counter clock source selection by bits TPSC2 to TPSC0 is ignored.


TIOR2—Timer I/O Control Register 2


H'79

ITU2


Bit	7	6	5	4	3	2	1	0
	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
Initial value	1	0	0	0	1	0	0	0
Read/Write	_	R/W	R/W	R/W	_	R/W	R/W	R/W


Note: Bit functions are the same as for ITU0.





Note: *Only 0 can be written, to clear the flag.





Note: Bit functions are the same as for ITU0.

IOB2

0

R/W

IOB1

0

R/W

IOB0

0

R/W

1

IOA2

0

R/W

IOA1

0

R/W


IOA0


0

R/W


Initial value


Read/Write





Note: * Only 0 can be written, to clear the flag.





TOER—Timer Output Enable Register

H'90 ITU (all channels)

Bit	7	6	5	4	3	2	1	0
	_	_	EXB4	EXA4	EB3	EB4	EA4	EA3
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W

Master enable TIOCA3

- 0 TIOCA₃ output is disabled regardless of TIOR3, TMDR, and TFCR settings
- 1 TIOCA₃ is enabled for output according to TIOR3, TMDR, and TFCR settings

Master enable TIOCA4

- 0 TIOCA₄ output is disabled regardless of TIOR4, TMDR, and TFCR settings
- 1 TIOCA₄ is enabled for output according to TIOR4, TMDR, and TFCR settings

Master enable TIOCB4

- 0 TIOCB₄ output is disabled regardless of TIOR4 and TFCR settings
- 1 TIOCB₄ is enabled for output according to TIOR4 and TFCR settings

Master enable TIOCB3


- 0 TIOCB₃ output is disabled regardless of TIOR3 and TFCR settings
- 1 TIOCB₃ is enabled for output according to TIOR3 and TFCR settings

Master enable TOCXA4

- 0 TOCXA₄ output is disabled regardless of TFCR settings
- 1 TOCXA₄ is enabled for output according to TFCR settings

Master enable TOCXB4

- 0 TOCXB₄ output is disabled regardless of TFCR settings
- 1 TOCXB₄ is enabled for output according to TFCR settings



Note: *When an external trigger occurs, bits 5 to 0 in TOER are cleared to 0, disabling ITU output.

TCR4—Timer Control Register 4

H'92

ITU4

Bit	7	6	5	4	3	2	1	0
	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	R/W						

Note: Bit functions are the same as for ITU0.

H'93

ITU4

Bit	7	6	5	4	3	2	1	0
	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
Initial value	1	0	0	0	1	0	0	0
Read/Write	_	R/W	R/W	R/W	_	R/W	R/W	R/W

Note: Bit functions are the same as for ITU0.

TIEDA	Timor	Interrupt	Fnahla	Dogietor	1
11111174—	- I IIIICI	HIIICH I UDL	Linane	IXCSISICI	-

H'94

ITU4

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	_	OVIE	IMIEB	IMIEA
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	_	_	R/W	R/W	R/W

Note: Bit functions are the same as for ITU0.

TSR4—Timer Status Register 4


H'95

ITU4

Bit	7	6	5	4	3	2	1	0
	_	_	<u> </u>	_	_	OVF	IMFB	IMFA
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	_	_	R/(W)*	R/(W)*	R/(W)*

Notes: Bit functions are the same as for ITU0.

* Only 0 can be written, to clear the flag.



Note: Bit functions are the same as for ITU3.

Read/Write

H'9E, H'9F ITU4 BRB4 H/L—Buffer Register B4 H/L Bit 15 14 13 12 11 10 9 8 7 Initial value Read/Write Note: Bit functions are the same as for ITU3. TPMR—TPC Output Mode Register H'A0 **TPC** Bit 7 3 2 0 G3NOV G2NOV **G1NOV G0NOV** Initial value 1 0 0 0 0 Read/Write R/W R/W R/W R/W Group 0 non-overlap Normal TPC output in group 0. Output values change at compare match A in the selected ITU channel. Non-overlapping TPC output in group 0, controlled by compare match A and B in the selected ITU channel Group 1 non-overlap 0 Normal TPC output in group 1. Output values change at compare match A in the selected ITU channel. Non-overlapping TPC output in group 1, controlled by compare match A and B in the selected ITU channel Group 2 non-overlap 0 Normal TPC output in group 2. Output values change at compare match A in the selected ITU channel. Non-overlapping TPC output in group 2, controlled by compare match A and B in the selected ITU channel Group 3 non-overlap Normal TPC output in group 3. Output values change at compare match A in the selected ITU channel. Non-overlapping TPC output in group 3, controlled by compare match

A and B in the selected ITU channel

TPCR—TPC Output Control Register

H'A1

TPC

Bit	7	6	5	4	3	2	1	0
	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							
		l						

Group 0 compare match select 1 and 0

- 1	-	-	
	Bit 1	Bit 0	
	G0CMS1	G0CMS0	ITU Channel Selected as Output Trigger
	0	0	TPC output group 0 (${\rm TP}_3$ to ${\rm TP}_0$) is triggered by compare match in ITU channel 0
		1	TPC output group 0 (TP ₃ to TP ₀) is triggered by compare match in ITU channel 1
	1	0	TPC output group 0 (${\rm TP}_3$ to ${\rm TP}_0$) is triggered by compare match in ITU channel 2
		1	TPC output group 0 (TP ₃ to TP ₀) is triggered by compare match in ITU channel 3

Group 1 compare match select 1 and 0

Bit 3	Bit 2	
G1CMS1	G1CMS0	ITU Channel Selected as Output Trigger
0	0	TPC output group 1 (${\rm TP}_7$ to ${\rm TP}_4$) is triggered by compare match in ITU channel 0
	1	TPC output group 1 (${\rm TP}_7$ to ${\rm TP}_4$) is triggered by compare match in ITU channel 1
1	0	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare match in ITU channel 2
	1	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare match in ITU channel 3

Group 2 compare match select 1 and 0

Bit 5	Bit 4	
G2CMS1	G2CMS0	ITU Channel Selected as Output Trigger
0	0	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 0
	1	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 1
1	0	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 2
	1	TPC output group 2 (TP $_{11}$ to TP $_{8}$) is triggered by compare match in ITU channel 3

Group 3 compare match select 1 and 0

Bit 7	Bit 6	
G3CMS1	G3CMS0	ITU Channel Selected as Output Trigger
0	0	TPC output group 3 (TP ₁₅ to TP ₁₂) is triggered by compare match in ITU channel 0
	1	TPC output group 3 (TP_{15} to TP_{12}) is triggered by compare match in ITU channel 1
1	0	TPC output group 3 (TP ₁₅ to TP ₁₂) is triggered by compare match in ITU channel 2
	1	TPC output group 3 (TP ₁₅ to TP ₁₂) is triggered by compare match in ITU channel 3

NDERB—Next Data Enable Register B

H'A2

TPC

Bit	7	6	5	4	3	2	1	0
	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Next data enable 15 to 8

Bits 7 to 0	
NDER15 to NDER8	Description
0	TPC outputs TP ₁₅ to TP ₈ are disabled (NDR15 to NDR8 are not transferred to PB ₇ to PB ₀)
1	TPC outputs TP ₁₅ to TP ₈ are enabled (NDR15 to NDR8 are transferred to PB ₇ to PB ₀)

NDERA—Next Data Enable Register A

H'A3

TPC

Bit	7	6	5	4	3	2	1	0
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Next data enable 7 to 0

Bits 7 to 0	
NDER7 to NDER0	Description
0	TPC outputs TP ₇ to TP ₀ are disabled (NDR7 to NDR0 are not transferred to PA ₇ to PA ₀)
1	TPC outputs TP ₇ to TP ₀ are enabled (NDR7 to NDR0 are transferred to PA ₇ to PA ₀)


NDRB—Next Data Register B

H'A4/H'A6

TPC

Same output trigger for TPC output groups 2 and 3

Address H'FFA4




Address H'FFA6

Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	_	_	_	
Initial value	1	1	1	1	1	1	1	1	_
Read/Write		_	_	_	_		_		


Different output triggers for TPC output groups 2 and 3

Address H'FFA4



TPC output group 3

Address H'FFA6




Next output data for TPC output group 2

TPC

• Same output trigger for TPC output groups 0 and 1

Address H'FFA5




Address H'FFA7


Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	_	_	_	_	
Initial value	1	1	1	1	1	1	1	1	_
Read/Write	_	_	_	_	_		_	_	

• Different output triggers for TPC output groups 0 and 1

Address H'FFA5



Address H'FFA7




507


TCS	R —1	Γim	er Control/S	Status Reg	ister			H'	A8		WDT
Bit			7	6	5	4	3		2	1	0
			OVF	WT/IT	TME	_	_	С	KS2	CKS1	CKS0
Initia	Initial value 0 0 0 1							0 0		0	
Rea	ıd/Wı	rite	R/(W)*	R/W	R/W	_	_	F	R/W	R/W	R/W
Г											
	٠,	[im	er enable				C	lock	salact	2 to 0	
			Timer disable	ed			Ĭ	0	0	0	ø/2
			 TCNT is initial. 	itialized to	H'00 and	halted				1	ø/32
		1	Timer enable	d					1	0	ø/64
			TCNT is co							1	ø/128
	L		CPU interru	upt reques	ts are ena	abled		1	0	0	ø/256
	Time	er m	node select				_			1	ø/512
	0	Inte	rval timer: red	quests inte	rval timer	interrupts			1	0	ø/2048
	1 \	Wat	chdog timer:	generates	a reset s	ignal				1	ø/4096
Ove	erflo	w fl	ag								
0	0 [Clearing condition]										
	Read OVF when OVF = 1, then write 0 in OVF										
1	1 [Setting condition]										
	TCN	NT (changes from	H'FF to H	'00						


Note: * Only 0 can be written, to clear the flag.

TCNT—Timer	CNT—Timer Counter						ead), rite)	WDT				
Bit	7	6	5	4	3	2	1	0				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
				Count	l t value							
RSTCSR—Res	set Contro	Control/Status Register H'AB (read), WDT H'AA (write)										
						H'AA (W	vrite)					
Bit	7	6	5	4	3	2	1	0				
	WRST	RSTOE	_	_	_	_	_	_				
Initial value	0	0	1	1	1	1	1	1				
Read/Write	R/(W)*	R/W	_	_	_	_	_	_				
		Reset ou	itput enal	ble								
				not outpu	ıt external	lly						
		1 Rese	et signal is	output ex	ternally							
	Watchdo	Watchdog timer reset										
	Rese	Reset signal input at RES pin, or 0 written by software										
	1 1 -	ing conditi	-									
	TCN	T overflow	generate	s a reset s	signal							

Note: * Only 0 can be written in bit 7, to clear the flag.









Transmit interrupt enable


Transmit-data-empty interrupt request (TXI) is disabled
 Transmit-data-empty interrupt request (TXI) is enabled


Receive-data-full (RXI) and receive-error (ERI) interrupt requests are disabled
 Receive-data-full (RXI) and receive-error (ERI) interrupt requests are enabled







Note: * Only 0 can be written, to clear the flag.








P5DDR—Port	5 Data Di	irection R	egister			H'C8		Port 5
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	P5 ₃ DDR	P5 ₂ DDR	P5₁DDR	P5 ₀ DDR
Initial value	1	1	1	1	0	0	0	0
Read/Write	_	_	_	_	W	W	W	W
					Ро	rt 5 input/	output se	lect
					0	Generic	input	
					1	Generic	output	



P5DR—Port 5 Da						H'CA Por					
Bit	7	6	5	4	3	2	1	0			
	_	_	_	_	P5 ₃	P5 ₂	P5 ₁	P5 ₀			
Initial value	1	1	1	1	0	0	0	0			
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W			
						Data for p	ort 5 pins				


P6DR—Port 6	Data Regi	ister				H'CB		Port	6
Bit	7	6	5	4	3	2	1	0	
	_	_	P6 ₅	P6 ₄	P6 ₃	_	_	P6 ₀	
Initial value	1	0	0	0	0	0	0	0	•
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			Data	 a for port 6	6 pins				




P7DR—Port 7	Data Regi	ster				H'CE		Port 7	7
Bit	7	6	5	4	3	2	1	0	
	P7 ₇	P7 ₆	P7 ₅	P7 ₄	P7 ₃	P7 ₂	P7 ₁	P7 ₀	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R	R	R	R	R	R	R	R	
				Data for p	ort 7 pins				


Note: * Determined by pins P7₇ to P7₀.

P8DR—Port 8 Da	ta Registe	er			H'CF F					
Bit	7	6	5	4	3	2	1	0		
	_	_	_	_	P8 ₃	P8 ₂	P8 ₁	P8 ₀		
Initial value	1	1	1	0	0	0	0	0		
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W		
						Data for p	oort 8 pins			




PADDR—Port A Data Direction Register						H'D1			
Bit	7	6	5	4	3	2	1	0	
	PA ₇ DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA ₃ DDR	PA ₂ DDR	PA ₁ DDR	PA ₀ DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
			Por 0 1	Generic i	<u>'</u>	elect			





PBDDR—Port B Data Direction Register						Port B					
Bit	7	6	5	4	3	2	1	0			
	PB ₇ DDR	PB ₆ DDR	PB ₅ DDR	PB ₄ DDR	PB ₃ DDR	PB ₂ DDR	PB₁DDR	PB ₀ DDR			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	W	W	W	W	W	W	W	W			
		Port B input/output select									
			0	0 Generic input							
		1 Generic o			utput						


PBDR—Port B Data Register						H'D6			
Bit	7	6	5	4	3	2	1	0	_
	PB ₇	PB ₆	PB ₅	PB ₄	PB_3	PB ₂	PB ₁	PB_0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Data for port B pins								




Note: Valid when the corresponding P2DDR bit is cleared to 0 (designating generic input).


P5PCR—Port 5 In	Н	Port 5									
Bit	7	6	5	4	3	2	1	0			
	_	_	_	_	P5 ₃ PCR	P5 ₂ PCR	P5 ₁ PCR	P5 ₀ PCR			
Initial value	1	1	1	1	0	0	0	0			
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W			
					Port 5 input pull-up control 3 to 0 Input pull-up transistor is off Input pull-up transistor is on						

Note: Valid when the corresponding P5DDR bit is cleared to 0 (designating generic input).





ADCR—A/D C		A/D								
Bit	7	6	5	4	3	2	1	0		
	TRGE	_	_	_	_	_	_	_		
Initial value	0	1	1	1	1	1	1	1		
Read/Write	R/W	_	_	_	_	_	_	_		
Trigger enable										
	0 A/D conversion cannot be externally triggered									
	1 A/D conversion starts at the fall of the external trigger signal (ADTRG)									



A/D interrupt enabl

- 0 A/D end interrupt request is disabled
- 1 A/D end interrupt request is enabled

A/D end flag

[Clearing condition]
 Read ADF while ADF = 1, then write 0 in ADF
 [Setting conditions]
 Single mode: A/D conversion ends
 Scan mode: A/D conversion ends in all selected channels

Note: * Only 0 can be written, to clear flag.

ASTCR—Access State Control Register

H'ED

Bus controller

Bit	7	6	5	4	3	2	1	0
	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Area 7 to 0 access state control

Bits 7 to 0	
AST7 to AST0	Number of States in Access Cycle
0	Areas 7 to 0 are two-state access areas
1	Areas 7 to 0 are three-state access areas

WCR—Wait Control Register

H'EE

Bus controller


Bit	7	6	5	4	3	2	1	0
	_	_	_	_	WMS1	WMS0	WC1	WC0
Initial value	1	1	1	1	0	0	1	1
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

Wait mode select 1 and 0


Bit 3	Bit 2	
WMS1	WMS0	Wait Mode
0	0	Programmable wait mode
	1	No wait states inserted by wait-state controller
1	0	Pin wait mode
	1	Pin auto-wait mode

Wait count 1 and 0

Bit 1	Bit 0	
WC1	WC0	Number of Wait States
0	0	No wait states inserted by wait-state controller
	1	1 state inserted
1	0	2 states inserted
	1	3 states inserted



Note: * Determined by the state of the mode pins $(MD_1 \text{ and } MD_0)$.



ISCR—IRQ Sense Control Register

H'F4 Interrupt controller

Bit	7	6	5	4	3	2	1	0		
	_		_	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
IRQ ₄ to IRQ ₀ sense control										
0 Interrupts are requested when $\overline{IRQ_4}$ to $\overline{IRQ_0}$ inputs are low										
		1 Ir	nterrupts a	re request	ed by fallir	ng-edge in	put at IRC	$_4$ to $\overline{IRQ_0}$		

IER—IRQ Enable Register H'F5 Interrupt controller									
Bit	7	6	5	4	3	2	1	0	
	_	_	_	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)								

IRQ_4 to IRQ_0 enable

⁰ IRQ₄ to IRQ₀ interrupts are disabled

¹ IRQ₄ to IRQ₀ interrupts are enabled

ISR—IRQ Status Register

H'F6 Interrupt controller

	_	-	-	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	_	_	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

IRQ₄ to IRQ₀ flags


Bits 4 to 0	
IRQ4F to IRQ0F	Setting and Clearing Conditions
0	[Clearing conditions]
	Read IRQnF when IRQnF = 1, then write 0 in IRQnF. IRQnSC = 0, IRQn input is high, and interrupt exception handling is carried out. IRQnSC = 1 and IRQn interrupt exception handling is carried out.
1	[Setting conditions] IRQnSC = 0 and IRQn input is low. IRQnSC = 1 and IRQn input changes from high to low.

(n = 4 to 0)

Note: * Only 0 can be written, to clear the flag.

IPRA—Interrupt Priority Register A

H'F8 Interrupt controller



Priority level A7 to A0

- 0 Priority level 0 (low priority)
 1 Priority level 1 (high priority)
- Interrupt sources controlled by each bit

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0
Interrupt source	IRQ ₀	IRQ ₁	IRQ ₂ , IRQ ₃	IRQ ₄	WDT	ITU chan- nel 0	ITU chan- nel 1	ITU chan- nel 2

IPRB—Interrupt Priority Register B H'F9 Interrupt controller Bit 7 6 5 3 2 1 IPRB7 IPRB6 IPRB3 IPRB1 0 0 0 0 0 0 0 Initial value 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Priority level B7, B6, B3, and B1 0 Priority level 0 (low priority) Priority level 1 (high priority)

• Interrupt sources controlled by each bit

	Bit 7 IPRB7	Bit 6 IPRB6	Bit 5 —	Bit 4 —	Bit 3 IPRB3	Bit 2 —	Bit 1 IPRB1	Bit 0
Interrupt source	chan-	ITU chan-	_	_	SCI chan-	_	A/D con-	_
	nel 3	nel 4			nel		verter	

Appendix C I/O Port Block Diagrams

C.1 Port 1 Block Diagram




Figure C-1 Port 1 Block Diagram

C.2 Port 2 Block Diagram




Figure C-2 Port 2 Block Diagram

C.3 Port 3 Block Diagram




Figure C-3 Port 3 Block Diagram

C.4 Port 5 Block Diagram




Figure C-4 Port 5 Block Diagram

C.5 Port 6 Block Diagram





Figure C-5 (a) Port 6 Block Diagram (Pin $P6_0$)



 $Figure \ C\text{--}5\ (b) \quad Port\ 6\ Block\ Diagram\ (Pins\ P6_1\ to\ P6_3)$

C.6 Port 7 Block Diagram




Figure C-6 (a) Port 7 Block Diagram

C.7 Port 8 Block Diagram




Figure C-7 Port 8 Block Diagram (Pin $P8_0$)

C.8 Port 9 Block Diagram




Figure C-8 (a) Port 9 Block Diagram (Pin $P9_0$)




Figure C-8 (b) Port 9 Block Diagram (Pins P92, P93)




Figure C-8 (c) Port 9 Block Diagram (Pin P9₄)

C.9 Port A Block Diagram




Figure C-9 (a) Port A Block Diagram (Pins PA₀, PA₁)




Figure C-9 (b) Port A Block Diagram (Pins PA₂, PA₃)




Figure C-9 (c) Port A Block Diagram (Pins PA₄, PA₇)

C.10 Port B Block Diagram




Figure C-10 (a) Port B Block Diagram (Pins PB₀ to PB₃)




Figure C-10 (b) Port B Block Diagram (Pins PB₄, PB₅)




Figure C-10 (c) Port B Block Diagram (Pin PB₆)




Figure C-10 (d) Port B Block Diagram (Pin PB_7)



Appendix D Pin States

D.1 Port States in Each Mode

Table D-1 Port States

Pin Name	Mod	e	Reset State	Hardware Standby Mode	Software Standby Mode	Sleep Mode	Program Execution Sleep Mode
Ø	_		Clock output	T	Н	Clock output	Clock output
P1 ₇ to P1 ₀	1		Т	Т	keep	keep	Input port (DDR = 0)
				_	Т	keep	A_7 to A_0 (DDR = 1)
	2, 3		Т	Т	keep	keep	I/O port
P2 ₇ to P2 ₀	1		Т	Т	keep	keep	Input port (DDR = 0)
			_	_	Т	keep	A ₁₅ to A ₈ (DDR = 1)
	2, 3		Т	Т	keep	keep	I/O port
P3 ₇ to P3 ₀	1		T	T	Т	T	D ₇ to D ₀
	2, 3		Т	Т	keep	keep	I/O port
P5 ₃ to P5 ₀	1		Т	Т	keep	keep	Input port (DDR = 0)
			_	_	Т	keep	A ₁₉ to A ₁₆ (DDR = 1)
	2, 3		Т	Т	keep	keep	I/O port
P6 ₀	1	WAIT pin	_	_	Т	Т	WAIT
		Generic I/O pin	Т	Т	Т	Т	I/O port
	2, 3		Т	Т	Т	Т	I/O port
P6 ₅ to P6 ₃	1		Н	Т	Т	Н	$\overline{WR}, \overline{RD}, \overline{AS}$
	2, 3		Ţ	Т	keep	keep	I/O port

Legend

H: High

L: Low

T: High-impedance state

keep: Input pins are in the high-impedance state; output pins maintain their previous state.

DDR: Data direction register bit

Table D-1 Port States (cont)

Pin Name	Mode	Reset State	Hardware Standby Mode	Software Standby Mode	Sleep Mode	Program Execution Sleep Mode
P7 ₇ to P7 ₀	1 to 3	T	Т	Т	Т	Input port
P8 ₃ to P8 ₀	1 to 3	T	Т	keep	keep	I/O port
P9 ₄ , P9 ₂ , P9 ₀	1 to 3	T	Т	keep	keep	I/O port
PA ₇ to PA ₀	1 to 3	T	Т	keep	keep	I/O port
PB ₇ to PB ₀	1 to 3	Т	Т	keep	keep	I/O port

Legend

H: High

T: High-impedance state keep: Input pins are in the high-impedance state; output pins maintain their previous state. DDR: Data direction register bit

D.2 Pin States at Reset

Reset in T₁ **State:** Figure D-1 is a timing diagram for the case in which \overline{RES} goes low during the T₁ state of an external memory access cycle. As soon as \overline{RES} goes low, all ports are initialized to the input state. \overline{AS} , \overline{RD} , and \overline{WR} go high, and the data bus goes to the high-impedance state. The address bus is initialized to the low output level 0.5 state after the low level of \overline{RES} is sampled. Sampling of \overline{RES} takes place at the fall of the system clock (\emptyset).




Figure D-1 Reset during Memory Access (Reset during T₁ State)

Reset in T_2 State: Figure D-2 is a timing diagram for the case in which \overline{RES} goes low during the T_2 state of an external memory access cycle. As soon as \overline{RES} goes low, all ports are initialized to the input state. \overline{AS} , \overline{RD} , and \overline{WR} go high, and the data bus goes to the high-impedance state. The address bus is initialized to the low output level 0.5 state after the low level of \overline{RES} is sampled. The same timing applies when a reset occurs during a wait state (T_W) .




Figure D-2 Reset during Memory Access (Reset during T₂ State)

Reset in T_3 State: Figure D-3 is a timing diagram for the case in which \overline{RES} goes low during the T_3 state of an external memory access cycle. As soon as \overline{RES} goes low, all ports are initialized to the input state. \overline{AS} , \overline{RD} , and \overline{WR} go high, and the data bus goes to the high-impedance state. The address bus outputs are held during the T_3 state. The same timing applies when a reset occurs in the T_2 state of an access cycle to a two-state-access area.





Figure D-3 Reset during Memory Access (Reset during T₃ State)

Appendix E Timing of Transition to and Recovery from Hardware Standby Mode


Timing of Transition to Hardware Standby Mode

(1) To retain RAM contents with the RAME bit set to 1 in SYSCR, drive the RES signal low 10 system clock cycles before the STBY signal goes low, as shown below. RES must remain low until STBY goes low (minimum delay from STBY low to RES high: 0 ns).



(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, RES does not have to be driven low as in (1).

Timing of Recovery from Hardware Standby Mode: Drive the \overline{RES} signal low approximately 100 ns before \overline{STBY} goes high.



Appendix F Package Dimensions

Figure F-1 shows the FP-80A package dimensions of the H8/3032 Series, and figure F-2 shows the TFP-80C package dimensions.

Unit: mm

17.2 ± 0.3

14.0

60

40

80

0.30 ± 0.10

0.12

0.30 ± 0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

0.10

Figure F-1 Package Dimensions (FP-80A)

Unit: mm

14.0 ± 0.2

12.0

60

10.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50 ± 0.10

10.50

Figure F-2 Package Dimensions (TFP-80C)