SIEMENS


8-Bit CMOS Microcontroller

SAB-C502

Preliminary

- Fully compatible to standard 8051 microcontroller
- Versions for 12 / 20 MHz operating frequency
- 16 K × 8 ROM (SAB-C502-2R only)
- 256 × 8 RAM
- 256 × 8 XRAM (additional on-chip RAM)
- Eight datapointers for indirect addressing of program and external data memory (including XRAM)
- Four 8-bit ports
- Three 16 -bit Timers / Counters (Timer 2 with Up/Down Counter feature)
- USART with programmable 10-bit Baudrate-Generator
- Six interrupt sources, two priority levels
- Programmable 15-bit Watchdog Timer
- Oscillator Watchdog
- Fast Power On Reset
- Power Saving Modes
- P-DIP-40 package and P-LCC-44 package

SAF-C502 T_A : -40 °C to 85 °C




The SAB-C502-L/C502-2R described in this document is compatible with the SAB 80C52 and can be used for all present SAB 80C52 applications.


The SAB-C502-2R contains a non-volatile 16 K \times 8 read-only program memory, a volatile 256 \times 8 read/write data memory, four ports, three 16-bit timers/counters, a six source, two priority level interrupt structure, a serial port and versatile fail save mechanisms. The SAB-C502-L/C502-2R incorporates 256 \times 8 additional on-chip RAM called XRAM. For higher performance eight datapointers are implemented. The SAB-C502-L is identical, except that it lacks the program memory on chip. Therefore the term SAB-C502 refers to both versions within this specification unless otherwise noted.

Ordering Information


Туре	Ordering Code	Package	Description (8-Bit CMOS microcontroller)
SAB-C502-LN	Q67120-C838	P-LCC-44	for external memory 12 MHz
SAB-C502-LP	Q67120-C889	P-DIP-40	
SAB-C502-2RN	Q67120-C839	P-LCC-44	with mask-programmable ROM, 12 MHz
SAB-C502-2RP	Q67120-C890	P-DIP-40	
SAB-C502-L20N	Q67120-C885	P-LCC-44	for external memory 20 MHz
SAB-C502-L20P	Q67120-C891	P-DIP-40	
SAB-C502-2R20N	Q67120-C884	P-LCC-44	with mask-programmable ROM, 20 MHz
SAB-C502-2R20P	Q67120-C892	P-DIP-40	
SAF-C502-LN	Q67120-C883	P-LCC-44	for external ROM, 12 MHz, ext. temp. – 40 °C to 85 °C
SAF-C502-LP	Q67120-C893	P-DIP-40	
SAF-C502-2RN	Q67120-C886	P-LCC-44	with mask-programmable ROM, 12 MHz, ext. temp. – 40 °C to 85 °C
SAF-C502-2RP	Q67120-C894	P-DIP-40	
SAF-C502-L20N	Q67120-C887	P-LCC-44	for external memory, 20 MHz, ext. temp. – 40 °C to 85 °C
SAF-C502-L20P	Q67120-C895	P-DIP-40	
SAF-C502-2R20N	Q67120-C888	P-LCC-44	with mask-programmable ROM, 20 MHz, ext. temp. – 40 °C to 85 °C
SAF-C502-2R20P	Q67120-C896	P-DIP-40	

Note: Extended temperature range – 40 °C to 110 °C (SAH-C502) on request.





SAB-C502



Logic Symbol

Pin Definitions and Functions

Symbol	Pin N	Pin Number		Function
	P-LCC-44	P-DIP-40	1	
P1.7 – P1.0	9–2	8–1		is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current (I _{IL} , in the DC characteristics) because of the internal pull-up resistors. Port 1 also contains the timer 2 pins as secondary function. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.
				The secondary functions are assigned to the pins of port 1, as follows:
	2 3	1 2		P1.0 T2 Input to counter 2 P1.1 T2EX Capture - Reload trigger of timer 2 / Up-Down count

^{*)} I = Input O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin N	umber	I/O*)	Function			
	P-LCC-44	P-DIP-40	1				
P3.0 – P3.7	11, 13–19	10-17	I/O	Port 3 is a bidirectional I/O port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current (<i>I</i> _{IL} , in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the			
				pins of port 3, as follows:			
	11	10		P3.0 R×D receiver data input (asynchronous) or data input/ output (synchronous) of serial interface 0			
	13	11		P3.1 T×D transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0			
	14	12		P3.2 INTO interrupt 0 input/timer 0 gate control			
	15	13		P3.3 INT1 interrupt 1 input/timer 1 gate control			
	16	14		P3.4 T0 counter 0 input			
	17	15		P3.5 T1 counter 1 input			
	18	16		P3.6 WR the write control signal latches			
	19	17	-	the data byte from port 0 into the external data memory P3.7 RD the read control signal enables the external data memory to port 0			
XTAL2	20	18	_	XTAL2			
				Output of the inverting oscillator amplifier			

^{*)}I = Input

🖿 8235605 0061277 38T 🖿

O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin N	umber	I/O*)	Function
	P-LCC-44	P-DIP-40		
XTAL1	21	19	-	Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.
P2.0 – P2.7	2431	21–28	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (<i>I</i> _{IL} , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.
PSEN	32	29	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods except during external data memory accesses. Remains high during internal program execution.

^{*)} I = Input O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin N	umber	I/O*)	Function	
	P-LCC-44	P-DIP-40			
RESET	RESET 10 9 I		RESET A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to $V_{\rm SS}$ permits power-on reset using only an external capacitor to $V_{\rm CC}$.		
ALE	33	30	0	The Address Latch Enable output is used for latching the low-byte of the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.	
ĒĀ	35	31	I	External Access Enable When held at high level, instructions are fetched from the internal ROM (SAB-C502-2R only) when the PC is less than 4000 _H . When held at low level, the SAB-C502 fetches all instructions from external program memory. For the SAB-C502-L this pin must be tied low.	
P0.0 – P0.7	43–36	39–32	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1s. Port 0 also outputs the code bytes during program verification in the SAB-C502-2R. External pull-up resistors are required during program verification.	
$\overline{V_{\mathtt{SS}}}$	22	20	1-	Circuit ground potential	
$\overline{V_{\sf cc}}$	44	40	_	Supply terminal for all operating modes	
N.C.	1, 12, 23, 34	_	-	No connection	

^{*)} I = Input O = Output



Functional Description

The SAB-C502 is fully compatible to the standard 8051 microcontroller family.

It is compatible with the SAB 80C52. While maintaining all architectural and operational characteristics of the SAB 80C52 the SAB-C502 incorporates some enhancements in the Timer2 and Fail Save Mechanism Unit.

Figure 1 shows a block diagram of the SAB-C502.




Figure 1
Block Diagram of the SAB-C502

CPU

The SAB-C502 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15 % three-byte instructions. With a 12 MHz crystal, 58 % of the instructions execute in 1.0 μ s (18 MHz : 667 ns).

Special Function Register PSW

	MSB							LSB	
Bit No	7	6	5	4	3	2	1	0	
Addr. D0 _H	CY	AC	F0	RS1	RS0	OV	F1	Р	PSW

Bit		Function
CY		Carry Flag
AC		Auxiliary Carry Flag (for BCD operations)
F0		General Purpose Flag
RS1	RS0	Register Bank select control bits
0	0	Bank 0 selected, data address 00 _H - 07 _H
0	1	Bank 1 selected, data address 08 _H - 0F _H
1	0	Bank 2 selected, data address 10 _H - 17 _H
1	1	Bank 3 selected, data address 18 _H - 1F _H
ov		Overflow Flag
F1		General Purpose Flag
P		Parity Flag. Set/cleared by hardware each instruction cycle to indicate an odd/ even number of "one" bits in the accumulator, i.e. even parity.

Reset value of PSW is 00H.

Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 36 special function register (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in **table 1**, **table 2** and **table 3**. In **table 1** they are organized in numeric order of their addresses. In **table 2** they are organized in groups which refer to the functional blocks of the SAB-C502. **Table 3** illustrates the contents of the SFRs.

Table 1
Special Function Register in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 _H	P0 1)	FF _H	98 _H	SCON 1)	00H
81 _H	SP	07H	99H	SBUF	XXH ²⁾
82 _H	DPL	00H	9AH	reserved	XXH 2)
83 _H	DPH	00H	9B _H	reserved	XXH 2)
84 _H	reserved		9CH	reserved	XXH 2)
85 _H	reserved		9DH	reserved	XXH 2)
86 _H	WDTREL	00 _H	9EH	reserved	XXH ²⁾
87 _H	PCON	000X0000B ²⁾	9FH	reserved	XXH ²⁾
88 _H	TCON 1)	00 _H	A0 _H	P2 1)	FFH
89 _H	TMOD	00H	A1H	reserved	XXH ²⁾
8A _H	TLO	00H	A2H	reserved	XXH 2)
8BH	TL1	00H	АЗН	reserved	XXH ²⁾
8CH	TH0	00H	A4H	reserved	XXH ²⁾
8DH	TH1	00H	A5H	reserved	XXH ²⁾
8EH	reserved	XXH ²⁾	A6 _H	reserved	XXH ²⁾
8F _H	reserved	XXH ²⁾	A7 _H	reserved	XXH ²⁾
90H	P1 1)	FFH	A8 _H	IE 1)	0X000000B ²⁾
91 _H	XPAGE	00H	A9H	reserved	XXH ²⁾
92 _H	DPSEL	XXXXX000 _B ²⁾	AAH	SRELL	0D9 _H
93 _H	reserved	XXH ²⁾	ABH	reserved	XXH ²⁾
94H	XCON	0F8 _H	ACH	reserved	XXH 2)
95 _H	reserved	XXH ²⁾	AD_{H}	reserved	XXH ²⁾
96 _H	reserved	XXH ²⁾	AEH	reserved	XXH ²⁾
97H	reserved	XXH ²⁾	AFH	reserved	XXH ²⁾

^{1):} Bit-addressable Special Function Register

^{2):} X means that the value is indeterminate and the location is reserved

Table 1 Special Function Register in Numeric Order of their Addresses (cont'd)

Address	Address Register		Address	Register	Contents after Reset
B0 _H	P3 1)	FFH	D8 _H	BAUD	0XXXXXXXB ²⁾
B1H	SYSCON	XXXXXXX01 _B ²⁾	D9 _H	reserved	XXH ²⁾
B2H	reserved	XX _{H²⁾}	DAH	reserved	XXH ²⁾
B3 _H	reserved	XXH ²⁾	DBH	reserved	XXH ²⁾
B4H	reserved	XX _H ²⁾	DCH	reserved	XXH ²⁾
B5H	reserved	XXH ²⁾	DDH	reserved	XXH ²⁾
N6 _H	reserved	XXH 2)	DEH	reserved	XXH ²⁾
B7H	reserved	XXH 2)	DFH	reserved	XXH ²⁾
B8 _H	IP 1)	XX000000 _B ²⁾	E0 _H	ACC 1)	00H
B9H	reserved	XX _H ²⁾	E1H	reserved	XXH ²⁾
BA _H	SRELH	XXXXXXX11 _B ²⁾	E2H	reserved	XXH ²⁾
BBH	reserved	XXH ²⁾	E3 _H	reserved	XXH ²⁾
BCH	reserved	XXH ²⁾	E4 _H	reserved	XXH ²⁾
BDH	reserved	XXH ²⁾	E5H	reserved	XXH ²⁾
BE _H	reserved	XXH ²⁾	E6 _H	reserved	XXH ²⁾
BFH	reserved	XXH 2)	E7 _H	reserved	XXH ²⁾
C0H	WDCON 1)	XXXX0000 _B 2)	E8 _H	reserved	XXH 2)
C1H	reserved	XX _H ²⁾	E9H	reserved	XXH ²⁾
C2 _H	reserved	XXH 2)	EAH	reserved	XXH ²⁾
C3 _H	reserved	XXH 2)	EBH	reserved	XXH ²⁾
C4 _H	reserved	XXH ²⁾	ECH	reserved	XXH ²⁾
C5H	reserved	XXH ²⁾	EDH	reserved	XX _H ²⁾
C6 _H	reserved	XXH ²⁾	EEH	reserved	XXH ²⁾
C7H	reserved	XXH ²⁾	EFH	reserved	XXH ²⁾
C8 _H	T2CON 1)	00 _H	F0 _H	B 1)	00H
C9H	T2MOD	XXXXXXX0 _B ²⁾	F1 _H	reserved	XXH ²⁾
CAH	RC2L	00 _H	F2 _H	reserved	XXH ²⁾
CBH	RC2H	00H	F3H	reserved	XXH ²⁾
CCH	TL2	00 _H	F4 _H	reserved	XXH ²⁾
CDH	TH2	00 _H	F5 _H	reserved	XXH ²⁾
CEH	reserved	XXH ²⁾	F6 _H	reserved	XXH ²⁾
CFH	reserved	XX _H ²⁾	F7H	reserved	XXH ²⁾
D0 _H	PSW 1)	00 _H	F8 _H	reserved	XX _H ²⁾
D1 _H	reserved	XXH ²⁾	F9 _H	reserved	XXH ²⁾
D2 _H	reserved	XXH ²⁾	FA _H	reserved	XXH ²⁾
D3 _H	reserved	XX _H ²⁾	FB _H	reserved	XXH ²⁾
D4 _H	reserved	XXH ²⁾	FC _H	reserved	XX _H ²⁾
D5 _H	reserved	XX _H ²⁾	FD_H	reserved	XX _H ²⁾
D6 _H	reserved	XXH ²⁾	FEH	reserved	XX _H ²⁾
D7H	reserved	XX _H ²⁾	FFH	reserved	XXH ²⁾

Semiconductor Group

 ^{1):} Bit-addressable Special Function Register
 2): X means that the value is indeterminate and the location is reserved

Table 2
Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL DPSEL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Data pointer select register Program Status Word Register Stack Pointer	E0H ¹⁾ F0H ¹⁾ 83H 82H 92H D0H ¹⁾	00 _H 00 _H 00 _H 00 _H XXXX X000 B ³⁾ 00 _H 07 _H
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8H ¹⁾ B8H ¹⁾	XX00 0000 B ₃₎ 0X00 0000 B ₃₎
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80 _H ¹⁾ 90 _H ¹⁾ A0 _H ¹⁾ B0 _H ¹⁾	FF _H FF _H FF _H
XRAM	XPAGE XCON SYSCON	Page addr. reg. for XRAM XRAM startaddress (highbyte) XRAM control register	91 _H 94 _H B1 _H	00 _H F8 _H XXXX XX01 _B ³⁾
Serial Channels	PCON ²⁾ SBUF SCON SRELL SRELH BAUD	Power Control Register Serial Channel Buffer Reg. Serial Channel Control Reg. Baudrate Generator Reloadvalue, Lowbyte Baudrate Generator Reloadvalue, Highbyte Baudrate Generator Enable Bit	87 _H 99 _H 98 _H ¹⁾ AA _H BA _H D8 _H ¹⁾	00 _H XX _H ³⁾ 00 _H D9 _H XXXX XX11 _B ³⁾ 0XXX XXXX _B ³⁾
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8D _H 8A _H 8B _H 89 _H	00 _H 00 _H 00 _H 00 _H 00 _H
Timer 2	T2CON T2MOD RC2L RC2H TH2 TL2	Timer 2 Control Register Timer 2 Mode Register Timer 2, Reload Capture Register, Low Byte Timer 2, Reload Capture Register, High Byte Timer 2, High Byte Timer 2, Low Byte	C8 _H ¹⁾ C9 _H CA _H CB _H CD _H CC _H	00 _H 00 _H 00 _H 00 _H 00 _H
Watchdog	WDCON WDTREL	Watchdog Timer Control Register Watchdog Timer Reload Reg.	C0H ¹⁾ 86H	00H
Pow. Sav. Modes	PCON ²⁾	Power Control Register	87 _H	000X 0000B ₃)

^{1):} Bit-addressable special function registers

^{2):} This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

^{3):} X means that the value is indeterminate and the location is reserved

Table 3 Contents of SFR's, SFR's in Numeric Order

Address	Register	Bit 7	6	5	4	3	2	1	0
80 _H	P0								
81 _H	SP			T	T k	1	I L	I	1
82 _H	DPL			1	I I	1	I	T]
83 _H	DPH			<u> </u>	I L	1 1	I	T	l L
86 _H	WDTREL			T	I L	1 L	l	1	<u>г</u>
87 _H	PCON	SMOD	PDS	IDLS		GF1	GF0	PDE	IDLE
88 _H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 _H	TMOD	GATE	C/T	M1	МО	GATE	C/T	M1	MO
8A _H	TLO			1		 		T	
8B _H	TL1			1	1	1	I	1	
8C _H	TH0			1	1	I I		1	1
8D _H	TH1			I I	 	1		<u> </u>	
90H	P1								
91 _H	XPAGE			T	<u> </u>	i I		1	I
92 _H	DPSEL		-	<u> </u>	<u> </u>		.2	.1	.0
94 _H	XCON			1		1		1	<u> </u>
98 _H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99 _H	SBUF			T		1		1	r
A0 _H	P2						,		
A8 _H	IE	EA	_	ET2	ES	ET1	EX1	ET0	EX0
AAH	SRELL			1				l	

				bit and byte addressable
 	!			not bit addressable

- = reserved

Table 3
Contents of SFRs, SFRs in Numeric Order (cont'd)

Address	Register	Bit 7	6	5	4	3	2	1	0
B0 _H	Р3								
B1 _H	SYSCON	_	_	_	<u> </u>	_	<u> </u>	XMAP1	XMAP0
B8 _H	ΙP	_	PADC	PT2	PS	PT1	PX1	PT0	PX0
BAH	SRELH		I .	 	l	1	l	I L	l l
C0H	WDCON	_	_	_	_	OWDS	WDTS	WDT	SWDT
C8 _H	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
C9 _H	T2MOD	_	_	_	_		_	<u> </u>	DCEN
CAH	RC2L			1	 	T	Г	T	
CBH	RC2H		1	I	1 1	1	1 1	i I	
CCH	TL2		1	1	 	1	I .	1	i i
CDH	TH2		<u> </u>	l	l	i I	1	T	1
D0 _H	PSW	CY	AC	F0	RS1	RS0	OV	F1	P
D8 _H	BAUD	BD	<u> </u>	_	_	_	_	_	_
EOH	ACC								
F0 _H	В								

					bit and byte addressable
			·		not bit addressable
 			<u> </u>		 HOLDIC GOODGO

– = reserved

Timer/Counter 0 and 1


Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4:

Table 4 Timer/Counter 0 and 1 Operating Modes

Mode	Description		TM	IOD		Inpu	it Clock
		Gate	C/T	М1	МО	internal	external (max)
0	8-bit timer/counter with a divide-by-32 prescaler	X	Х	0	0	$f_{\rm OSC}/_{12\times32}$	$f_{\rm OSC}/_{ m 24 imes 32}$
1	16-bit timer/counter	Х	Х	0	1	$f_{\rm OSC}/_{12}$	$f_{\rm OSC}/_{24}$
2	8-bit timer/counter with 8-bit auto-reload	Х	Х	1	0	fosc/12	$f_{ m OSC}/_{24}$
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	Х	Х	1	1	fosc/12	fosd 24

In "timer" function $(C/\overline{T} = 0)$ the register is incremented every machine cycle. Therefore the count rate is $f_{\rm OSC}/12$.

In "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{\rm OSC}/24$. External inputs $\overline{\rm INT0}$ and $\overline{\rm INT1}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. Figure 2 illustrates the input clock logic.



Timer/Counter 0 and 1 Input Clock Logic

Timer 2

Timer 2 is a 16-bit Timer/Counter with up/down count feature. It can operate either as timer or as an event counter which is selected by bit $C/\overline{T2}$ (T2CON.1). It has three operating modes as shown in **table 5**.

Table 5
Timer/Counter 2 Operating Modes

	T:	2CON	_	T2MOD	T2CON			Input	Clock
Mode	R×CLK or T×CLK	CP/ RL2	TR2	DCEN	EXEN	P1.1/ T2EX	Remarks	internal	external (P1.0/T2)
16-bit Auto-	С	0	1	0	0	Х	reload upon overflow		
reload	0	0	1	0	1	↓ ↓	reload trigger (falling edge)	$f_{\rm OSC}/12$	max $f_{\rm OSC}/24$
	0	0	1	1	X	0	Down counting	1	3 000
	0	0	1	1	X	1	Up counting		
16-bit Cap- ture	0	1	1	X	0	Х	16-bit Timer/ Counter (only up-counting)		max
luio	0	1	1	X	1	↓	capture TH2, TL2 → RC2H, RC2L	f _{osc} /12	fosc/24
Baud Rate Gene-	1	Х	1	X	0	Х	no overflow interrupt request (TF2)	C 10	max
rator	1	X	1	×	1	\	extra external interrupt ("Timer 2")	f _{osc} /2	fosc/24
off	Х	Х	0	X	Х	Х	Timer 2 stops	_	_

Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 6**. **Figure 3** illustrates the block diagram of Baudrate generation for the serial interface.

Table 6 USART Operating Modes

Mada	SC	ON	Baudrate	Description
Mode	SMO	SM1		
0	0	0	f _{osc} /12	Serial data enters and exits through R×D. T×D outputs the shift clock. 8-bit are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate or Baudrate Generator	8-bit UART 10 bits are transmitted (through T×D) or received (R×D)
2	1	0	$f_{ m osc}$ /32 or $f_{ m osc}$ /64	9-bit UART 11 bits are transmitted (T×D) or received (R×D)
3	1	1	Timer 1/2 overflow rate or Baudrate Generator	9-bit UART Like mode 2 except the variable baud rate




Figure 3
Block Diagram of Baud Rate Generation for Serial Interface

■ 8235605 DO61289 DT1 ■

The possible baudrate can be calculated using the formulas given in table 7.

Table 7
Baudrates

Baud Rate derived from	Interface Mode	Baudrate
Oscillator	0 2	$f_{\rm OSC}/12$ (2 ^{SMOD} × $f_{\rm OSC}$)/64
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1,3 1,3	$(2^{\text{SMOD}} \times \text{timer 1 overflow rate})/32$ $(2^{\text{SMOD}} \times f_{\text{OSC}})/(32 \times 12 \times (256\text{-TH1}))$
Timer 2	1,3	$f_{\rm osc}/(32 \times (65536-(RC2H, RC2L))$
Baudrate Generator	1,3	$(2^{\text{SMOD}} \times f_{\text{OSC}})/(64 \times (2^{10}\text{-SREL}))$

The internal baudrate generator consists of a free running 10-bit timer with $f_{\rm OSC}/2$ input frequency. The internal baudrate generator is selected by setting bit BD in SFR BAUD.

Additional On-Chip RAM - XRAM

The SAB-C502 contains another 256byte of On-Chip RAM additional to the 256bytes internal RAM. This RAM is called XRAM ('eXtended RAM') in this document.

The additional ON-Chip RAM is logically located in the external data memory range. The highbyte of the XRAM address range startaddress is programmable by SFR XCON (94 $_{\rm H}$). The reset value of XCON is 0F8 $_{\rm H}$ (that is, XRAM address range F800H $_{\rm H}$... F8FF $_{\rm H}$).

The contents of the XRAM is not affected by a reset. After power up the contents is undefined, while it remains unchanged during and after reset as long as the power supply is not turned off. The XRAM is controlled by SFR SYSCON as shown in **table 8**.

Table 8
Control of the XRAM

SFR S	YSCON	Description
XMAP1	XMAP0	
0	1	Resetvalue. Access to XRAM is disabled. When cleared it can be set again only by a reset
0	0	XRAM enabled
1	0	XRAM enabled. The signals \overline{RD} and \overline{WR} are activated during accesses to XRAM

Because of the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM. A general overview gives **table 9**.

Table 9
Accessing the XRAM

Instruction using	Instruction	Remarks
DPTR	MOVX A @DPTR MOVX @ DPTR,A	Normally the use of these instructions would use a physically external memory. However, in the SAB-C502 the XRAM is accessed if it is enabled.
R0/R1 (page mode)	MOVX A, @Ri MOVX@Ri,A	Normally Port 2 serves as page register. However, the distinction, whether Port 2 is as general purpose I/O or as "page address" is made by the external design. Hence a special SFR XPAGE is implemented the serve the same function for the XRAM as Port 2 for external data memory.

Note: When writing the page address (in page mode) at Port2 the value is also written in XPAGE. However when writing XPAGE the value at PORT2 is not changed!

The behaviour of Port0/Port2 and RD/WR during MOVX accesses is shown in table 10.



Table 10 Behaviour of P0/P2 and $\overline{RD}/\overline{WR}$ during MOVX Accesses

XMAP1, XMAP0 00 10 X1 a) P0/P2 → Bus a) P0/P2 → Bus b) RD/WR active c) ext. memory c) ext. memory c) ext. memory c) ext. memory c) ext. memory is used active c) ext. memory is used a) P0/P2 → Bus a) P0/P2 → Bus (WR-Data only) b) RD/WR active nnactive c) XRAM is used c) ext. memory c) XRAM is used c) XRAM is used is used a) P0 → Bus app → Bus app → Bus a) P0 → Bus b) RD/WR active c) ext. memory c) ext. memory c) ext. memory is used active c) ext. memory is used active c) ext. memory is used active c) ext. memory is used app → Bus a) P0 → Bus a) P0 → Bus				EA = 0			EA = 1	
DPTR outside DPTR outside DPTR outside SXBAM address DPTR within DPTR within DPTR within SXBAM address CDPTR within SXBAM addr. page CDPTR within XPAGE within DPTR within DPTR within SXBAM addr. page CDPTR within SXBAM addr. page CDPTR within SXBAM addr. page CDPTR within DPTR withi			:	XMAP1, XMAP0			XMAP1, XMAP0	
DPTR outsidea) PO/P2 → Busa) PO/P2 → Busa) PO/P2 → BusXRAM addressb) RD/WRb) RD/WRb) RD/WRrangec) ext. memoryc) ext. memoryc) ext. memory(DPH ≠ XCON)is usedactiveDPTR withina) PO/P2 → Busa) PO/P2 → BusXRAM address(WR-Data only)b) RD/WRInactiveactivec) ext. memoryXPAGE outsidea) PO → Busa) PO → BusXPAGE outsidea) PO → Busa) PO → BusXPAGE evithinb) RD/WRb) RD/WRSusedc) ext. memoryc) ext. memoryXPAGE withinc) ext. memoryc) ext. memoryXPAGE withina) PO → BusactiveXPAGE withina) PO → BusactiveXPAGE withina) PO → Busb) RD/WRIs usedactiveXRAM addr. pagea) PO → Busa) PO → BusXRAM addr. pagea) PO → Busa) PO → Bus			00	10	X1	00	10	X1
range active active c) ext. memory c) ext. memory is used is used by RD/WR address (WR-Data only) (WR-Data onl		DPTR outside	a) P0/P2 → Bus	a) P0/P2 → Bus h) RD/WR	a) P0/P2 → Bus b) RD/WR			
c) ext. memory c) ext. memory is used DPTR within DPTR within a) PO/P2 → Bus STAMA address CDPH = XCON) C) XRAM address XPAGE outside XPAGE within C) ext. memory C) XRAM is used C) Ext. memory C) ext. memo		rande	active	active	active	active	active	active
(DPH ≠ XCON)is usedis usedis usedis usedDPTR withina) P0/P2 → Bus (WR-Data only)a) P0/P2 → Bus (WR-Data only)a) P0/P2 → Bus (WR-Data only)b) RD/WR (WR-Data only)a) P0/P2 → Bus (WR-Data only)c) ext. memoryCDPH = XCON)c) XRAM is used (DPH = XCON)c) XRAM is used (c) XRAM addr. pagec) XRAM is used (c) ext. memoryc) ext. memory (c) ext. memorya) P0 → Bus (c) ext. memory (c) ext. memorya) P0 → Bus (c) ext. memory (c) ext. memoryb) RD/WR (c) ext. memory (c) ext. memoryb) RD/WR (c) ext. memory (c) ext. memoryc) ext. memory (c) ext. memoryc) ext. memory (c) ext. memoryc) ext. memory (c) ext. memoryc) ext. memory 			c) ext. memory	c) ext. memory	c) ext. memory	c) ext. memory	c) ext. memory	c) ext. memory
DPTR withina) P0/P2 → Busa) P0/P2 → Busa) P0/P2 → BusXRAM address(WR-Data only) Inactive(WR-Data only) Inactive(WR-Data only) Inactive(WR-Data only) Inactive(WR-Data only) Inactive(WR-Data only) Is used(WR-Data only) Is used(WR-Data only) Is used(WR-Data only) Is used(WR-Data only) Is used(WR-Data only) Inactive(WR-Data only) Is used(WR-Data only) IND-WR(WR-Data only) IND-WR-Data only)(WR-Data only) IND-WR-Data only) IND-WR-Data only) IND-WR-Data only) IND-WR-Data only)(WR-Data only) IND-WR-Data only) IND-WR-Data only) IND-WR-DATA IND-WR-DA	MOVX		is used	is used	is used	is used	is used	js nsed
XRAM address (WR-Data only) (WR-Data only) b) RD/WR range D N N N N N N N N N N N N N N N N N N	@DPTR	DPTR within	a) P0/P2 → Bus	a) P0/P2 → Bus	a) P0/P2 → Bus	a) P0/P2 → I/O	a) P0/P2 → Bus	a) P0/P2 → Bus
range b) $\overline{RD/WR}$ b) $\overline{RD/WR}$ active c) ext. memory (DPH = XCON) c) XRAM is used c) XRAM addr. page $P2 \rightarrow I/O$ $P2 \rightarrow I$	_	XRAM address		(WR-Data only)	b) RD/WR		(WR-Data only)	b) RD/WR
(DPH = XCON) c) XRAM is used c) XRAM is used xPAGE outside a) P0 → Bus a) P0 → Bus a) P0 → Bus xRAM addr. page P2 → I/O b) RD/WR active active active xPAGE ≠ XCON) c) ext. memory c) ext. memory c) ext. memory is used xPAGE within a) P0 → Bus active is used xRAM addr. page (WR-Data only) (WR-Data only) P2 → I/O		range		b) RD/WR	active	b) RD/WR	b) RD/WR	active
(DPH = XCON) c) XRAM is used c) XRAM is used xPAGE outside a) P0 → Bus a) P0 → Bus a) P0 → Bus xRAM addr. page P2 → I/O b) RD/WR active active active (XPAGE ≠ XCON) c) ext. memory c) ext. memory c) ext. memory is used xPAGE within a) P0 → Bus a) P0 → Bus a) P0 → Bus xRAM addr. page (WR-Data only) (WR-Data only) P2 → I/O	_	•	ınactive	active	c) ext. memory		active	c) ext. memory
XPAGE outside a) P0 → Bus a) P0 → Bus ARAM addr. page P2 → I/O P2		(DPH = XCON)	c) XRAM is used		is used	c) XRAM is used	c) XRAM is used	is used
XRAM addr. pageP2 \rightarrow I/OP2 \rightarrow I/OP2 \rightarrow I/Orangeb) RD/WRb) RD/WRb) RD/WRactiveactiveactive(XPAGE \neq XCON)c) ext. memoryc) ext. memoryc) ext. memoryis usedis usedis usedXPAGE withina) P0 \rightarrow Busa) P0 \rightarrow BusXRAM addr. page(WR-Data only)(WR-Data only)P2 \rightarrow I/O		XPAGE outside	a) P0 → Bus	a) P0 → Bus	a) P0 → Bus	a) P0 → Bus	a) P0 → Bus	a) P0 → Bus
range b) RD/WR active		XRAM addr. page	P2 → I/O		P2 → I/O	P2 → I/O	P2 → I/O	P2 → I/O
(XPAGE ≠ XCON)c) ext. memoryc) ext. memoryc) ext. memoryc) ext. memoryis usedis usedis usedXPAGE withina) P0 → Busa) P0 → BusXRAM addr. page(WR-Data only)(WR-Data only)		range	b) RD/WR		b) RD/WR	b) RD/WR	b) RD/WR	b) RD/WR
(XPAGE ≠ XCON)c) ext. memoryc) ext. memoryc) ext. memoryis usedis usedXPAGE withina) P0 → Busa) P0 → BusXRAM addr. page(WR-Data only)(WR-Data only)		•	active	active	active	active	active	active
XPAGE withina) P0 \rightarrow Busis usedis usedXRAM addr. page(WR-Data only)a) P0 \rightarrow Bus(WR-Data only)(WR-Data only)		(XPAGE ≠ XCON)	c) ext. memory	c) ext. memory	c) ext. memory	c) ext. memory	c) ext. memory	c) ext. memory
XPAGE within a) P0 \rightarrow Bus a) P0 \rightarrow Bus a) P0 \rightarrow Bus XRAM addr. page (WR-Data only) (WR-Data only) P2 \rightarrow I/O	MOVX		is used	is used	is used	is used	is used	is used
(WR-Data only) (WR-Data only) P2 → I/O	@Hi		a) P0 → Bus	a) P0 → Bus	a) P0 → Bus	a) P0/P2 → I/O	a) P0 → Bus	a) P0 → Bus
		age	(WR-Data only)	(WR-Data only)	P2 → I/O		(WR-Data only)	P2 → I/O
P2 → I/O P2 → I/O b) RD/WR			P2 → I/O	P2 → I/O	b) RD/WR	b) RD/WR	P2 → I/O	b) RD/WR
b) RD/WR b) RD/WR active			b) RD/WR	b) RD/WR	active	inactive	b) RD/WR	active
active c) ext. memory			inactive	active	c) ext. memory	c) XRAM is used	active	c) ext. memory
c) XRAM is used c) XRAM is used is used		•	c) XRAM is used		is used		c) XRAM is used	is used

modes compatible to the standard 8051-family

Eight Datapointers for Faster External Bus Access

The SAB-C502 contains a set of eight 16-bit-Datapointer (DPTR) from which the actual DPTR can be selected.

This means that the user's program may keep up to eight 16-bit addresses resident in these registers, but only one register at the time is selected to be the datapointer. Thus the DPTR in turn is accessed (or selected) via indirect addressing. This indirect addressing is done through a special function register (SFR) called DPSEL (data pointer select register, Bits 0 to 2). All instructions of the SAB-C502 which handle the DPTR therefore affect only one of the eight pointers which is addressed by DPSEL at that very moment.

A 3-bit field in SFR DPSEL points to the currently used DPTRx:

	<u>-</u>		
DPS	EL		selected DPTR
.2	.1	.0	
0	0	0	DPTR 0
0	0	1	DPTR 1
0	1	0	DPTR 2
0	1	1	DPTR 3
1	0	0	DPTR 4
1	0	1	DPTR 5
1	1	0	DPTR 6
1	1	1	DPTR 7

Interrupt System

The SAB-C502 provides 6 interrupt sources with two priority levels. **Figure 4** gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 4 Interrupt Request Sources

Table 11 Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013 _H
TF1	Timer 1 interrupt	001B _H
RI + TI	Serial port interrupt	0023 _H
TF2 + EXF2	Timer 2 interrupt	002B _H

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **table 12**.

Table 12 Interrupt Priority-within-Level

Interrupt S	Source	Priority
External Interrupt 0,	1E0	High
Timer 0 Interrupt,	TF0	_
External Interrupt 1,	IE1	\downarrow
Timer 1 Interrupt,	TF1	
Serial Channel,	RI or TI	
Timer 2 Interrupt,	TF2 or EXF2	Low

Fail Safe Mechanisms

The SAB-C502 offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure.

- 1) Watchdog Timer (15 bit, WDT)
- 2) Oscillator Watchdog (OWD)

1) Watchdog Timer (WDT)

The Watchdog Timer in the SAB-C502 is a 15-bit timer, which is incremented by a count rate of either $f_{\text{CYCLE}}/2$ or $f_{\text{CYCLE}}/32$ ($f_{\text{CYCLE}} = f_{\text{OSC}}/12$). That is, the machine clock is divided by a series of arrangement of two prescalers, a divide-by-two and a divide-by-16 prescaler. The latter is enabled by setting bit WDTREL.7.

Figure 5 shows the block diagram of the programmable Watchdog Timer.




Figure 5
Block Diagram of the Programmable Watchdog Timer

Starting and refreshing the WDT

Table 13 gives an overview how to start and refresh the WDT. The mentioned bits are located in SFR WDCON.

Table 13
Starting and Refreshing the WDT

Function	E	xample	Remarks		
Starting WD SETB SWDT		SWDT	Cannot be stopped during active mode of the device. WDT is halted during idle mode, power down mode or the oscillator watchdog reset is active.		
Refreshing WD	SETB SETB	WDT SWDT	Double instruction sequence (setting bit WDT and SWDT consecutively) to increase system security.		

Watchdog reset and watchdog status flag (WDTS)

If the software fails to clear the watchdog in time, an internally generated watchdog reset is entered at the counter state 7FFC_H. The duration of the reset signal then depends on the prescaler selection (either 8 or 128 cycles). This internal reset differs from an external one in so far as the Watchdog Timer is not disabled and bit WDTS (SFR WDCON) is set. The WDTS is a flip-flop, which is set by a Watchdog Timer reset and can be cleared by an external hardware reset. Bit WDTS allows the software to examine from which source the reset was activated. The bit WDTS can also be cleared by software.

2) Oscillator Watchdog (OWD)

The OWD consists of an internal RC oscillator which provides the reference frequency for the comparison with the frequency of the on-chip oscillator.

Figure 6 shows the block diagram of the oscillator watchdog unit while **table 14** shows the effect when the OWD becomes active/inactive.

Note: The OWD is always enabled!




Figure 6
Functional Block Diagram of the Oscillator Watchdog

Table 14
Effects of the OWD

Conditions	Effect
$f_{\rm OSC} < f_{\rm RC}/5$	Switch input of internal clock system to RC oscillator output Activating internal reset at the same time (reset sequence is clocked by RC-oscillator). Exception from effects of a Hardware Reset: Watchdog Timer Status Flag, WDTS is not reset Oscillator Watchdog Status Flag, OWDS is set
$f_{\rm OSC} > f_{\rm RC}/5$	Input of internal clock system is $f_{\rm OSC}/2$. When failure condition ($f_{\rm OSC} < f_{\rm RC}/5$) disappears the part executes a final reset phase of typ. 1 ms in order to allow the external oscillator to stabilize.

Fast Internal Reset after Power-On

The SAB-C502 can use the oscillator watchdog unit for a fast internal reset procedure after poweron.

Normally members of the 8051 family enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up timed of the oscillator is relatively long (typ. 1 ms). During this time period the pins have an undefined state which could have severe effects e.g. to actuators connected to port pins.

In the SAB-C502 the oscillator watchdog unit avoids this situation. After power-on the oscillator watchdog's RC oscillator starts working within a very short start-up time (typ. less than 2 μ s). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is valid the watchdog uses the RC oscillator output as a clock source for the chip rather than the on-chip oscillator's 16 output. This allows correct resetting of the part and brings also all ports to the defined state.

Delay between power-on and correct reset state:

Typ: 18 μs Max: 34 μs

Power Saving Modes

Two power down modes are available, the Idle Mode and the Power Down Mode.

The bits PDE, PDS and IDLE, IDLS select the Power Down mode or the idle mode, respectively. If the Power Down mode and the idle mode are set at the same time, Power Down takes precedence. **Table 15** gives a general overview of the power saving modes.

SAB-C502

Table 15
Entering and Leaving the Power Saving Modes

Mode	Entering Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H ORL PCON, #20H	– enabled interrupt– Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active Double instruction sequence
Power Down ORL PCON, #02H Ha Mode ORL PCON, #40H		Hardware Reset	Oscillators are stopped. Contents of on-chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR's contents.) Double instruction sequence

In the Power Down mode of operation, $V_{\rm CC}$ can be reduced to minimize power consumption. It must be ensured, however, that $V_{\rm CC}$ is not reduced before the Power Down mode is invoked, and that $V_{\rm CC}$ is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down mode also restarts the oscillator. The reset should not be activated before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Absolute Maximum Ratings

Ambient temperature under bias (T_A)	40 °C to + 85 °C 65 °C to + 150 °C
Voltage on $V_{\rm CC}$ pins with respect to ground $(V_{\rm SS})$	0.5 V to 6.5 V 0.5 V to V _{CC} + 0.5 V
Input current on any pin during overload condition Absolute sum of all input currents during overload condition	10 mA to + 10 mA 100 mA
Power dissipation	TBD

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions $(V_{\rm IN} > V_{\rm CC} \text{ or } V_{\rm IN} < V_{\rm SS})$ the Voltage on $V_{\rm CC}$ pins with respect to ground $(V_{\rm SS})$ must not exceed the values defined by the absolute maximum ratings.

DC Characteristics

 $V_{\rm CC} = 5 \text{ V} + 10 \%, -15 \%; V_{\rm SS} = 0 \text{ V};$

 $T_{\rm A}$ = 0 to + 70 °C for the SAB-C502 $T_{\rm A}$ = - 40 to + 85 °C for the SAF-C502

Parameter	Symbol	Lim	t Values	Unit	Test Condition	
		min. max.				
Input low voltage (except EA, RESET)	V_{IL}	- 0.5	0.2 V _{CC} - 0.1	V		
Input low voltage (EA)	V_{IL1}	- 0.5	0.2 V _{CC} - 0.3	V	_	
Input low voltage (RESET)	V_{IL2}	-0.5	0.2 V _{CC} + 0.1	V	_	
Input high voltage (except EA, RESET, XTAL1)	V_{IH}	0.2 V _{CC} + 0.9	$V_{\rm CC} + 0.5$	V	_	
Input high voltage to XTAL1	V _{IH1}	0.7 V _{cc}	$V_{\rm CC}$ + 0.5	V		
Input high voltage to RESET, EA	$V_{\rm lH2}$	0.6 V _{cc}	$V_{\rm CC} + 0.5$	٧	_	
Output low voltage (ports 2, 3)	V_{OL}	_	0.45	V	$I_{\rm OL} = 1.6 \; {\rm mA}^{1)}$	
Output low voltage (port 0, ALE, PSEN)	V_{OL1}	_	0.45	V	$I_{\rm OL} = 3.2 \; {\rm mA}^{1)}$	
Output high voltage (ports 2, 3)	V_{OH}	2.4 0.9 V _{CC}	_	٧	$I_{\rm OH} = -~80~\mu{\rm A}$ $I_{\rm OH} = -~10~\mu{\rm A}$	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V_{OH1}	2.4 0.9 V _{cc}		V	$I_{OH} = -800 \mu\text{A}^{2}$, $I_{OH} = -80 \mu\text{A}^{2}$	
Logic 0 input current (ports 1, 2, 3)	I_{IL}	– 10	- 50	μА	$V_{\rm IN} = 0.45 \ { m V}$	
Logical 1-to-0 transition current (ports 1, 2, 3)	I_{TL}	– 65	- 650	μА	<i>V</i> _{IN} = 2 V	
Input leakage current (port 0, EA, P1)	$I_{L!}$	_	± 1	μΑ	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Pin capacitance	C_{IO}	_	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C	
Power supply current:						
Active mode, 12 MHz ⁷⁾	$I_{\mathtt{CC}}$	_	23.3	mA	$V_{\rm CC} = 5 \rm V^{4)}$	
ldle mode, 12 MHz ⁷⁾	$I_{\mathtt{CC}}$	_	7.4	mA	$V_{\rm CC} = 5 \text{ V}^{(5)}$	
Active mode, 20 MHz ⁷⁾	$I_{\mathtt{CC}}$		33.9	mA	$V_{\rm CC} = 5 \text{ V},^{4}$	
ldle mode, 20 MHz ⁷⁾	$I_{\mathtt{CC}}$	-	10.6	mA	$V_{\rm CC} = 5 \text{ V},^{5)}$	
Power Down Mode	$I_{ t PD}$	_	50	μA	$V_{\rm CC} = 2 \dots 5.5 \rm V,^{3)}$	

- Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the $V_{\rm OL}$ of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- ²⁾ Capacitive loading on ports 0 and 2 may cause the $V_{\rm OH}$ on ALE and $\overline{\rm PSEN}$ to momentarily fall bellow the 0.9 $V_{\rm CC}$ specification when the address lines are stabilizing.
- ³⁾ I_{PD} (Power Down Mode) is measured under following conditions: EA = Port0 = V_{CC} ; RESET = V_{SS} ; XTAL2 = N.C.; XTAL1 = V_{SS} ; all other pins are disconnected.
- ⁴⁾ I_{CC} (active mode) is measured with: XTAL1 driven with t_{CLCH} , $t_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 = N.C.; EA = Port0 = RESET = V_{CC} ; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- $I_{\rm CC}$ (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with $t_{\rm CLCH},\,t_{\rm CHCL}$ = 5 ns, $V_{\rm IL}$ = $V_{\rm SS}$ + 0.5 V, $V_{\rm IH}$ = $V_{\rm CC}$ 0.5 V; XTAL2 = N.C.; RESET = $\overline{\rm EA}$ = $V_{\rm SS}$; Port0 = $V_{\rm CC}$; all other pins are disconnected;
- $I_{\rm CC\ max}$ at other frequencies is given by: active mode: $I_{\rm CC\ max} = 1.32 \times f_{\rm OSC} + 7.48$ idle mode: $I_{\rm CC\ max} = 0.40 \times f_{\rm OSC} + 2.62$ where $f_{\rm OSC}$ is the oscillator frequency in MHz. $I_{\rm CC}$ values are given in mA and measured at $V_{\rm CC} = 5 \ \rm V$.

AC Characteristics for SAB-C502-L / C502-2R

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V

for the SAB-C502

 $T_{A} = 0 ^{\circ}\text{C to} + 70 ^{\circ}\text{C}$ $T_{A} = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C}$

for the SAF-C502

(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol			Limit Value	S	Unit
		12 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 12 MHz		_ :
		min.	max.	min.	max.	
ALE pulse width	t _{LHLL}	127	_	$2t_{CLCL}-40$	_	ns
Address setup to ALE	t _{AVLL}	43	_	$t_{\rm CLCL}-40$	_	ns
Address hold after ALE	t_{LLAX}	30	_	$t_{\rm CLCL} - 53$	_	ns
ALE low to valid instr in	t _{LLIV}	_	233	_	4t _{CLCL} - 100	ns
ALE to PSEN	t _{LLPL}	58	_	$t_{\rm CLCL}-25$	_	ns
PSEN pulse width	t_{PLPH}	215	_	$3t_{\text{CLCL}} - 35$	_	ns
PSEN to valid instr in	t_{PLIV}	_	150	_	$3t_{CLCL} - 100$	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0	_	ns
Input instruction float after PSEN	t _{PXIZ} *)	_	63	-	$t_{\rm CLCL}-20$	ns
Address valid after PSEN	t _{PXAV} *)	75	_	$t_{\rm CLCL} - 8$	-	ns
Address to valid instr in	t _{AVIV}	-	302	_	5t _{CLCL} - 115	ns
Address float to PSEN	t _{AZPL}	0	 	0	_	ns

^{*)} Interfacing the SAB-C502-L/C502-2R to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for SAB-C502-L / C502-2R

External Data Memory Characteristics

Parameter	Symbol	Limit Values				
		12 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 12 MHz		
		min.	max.	min.	max.	
RD pulse width	t _{RLRH}	400	-	$6t_{CLCL}-100$	_	ns
WR pulse width	t _{WLWH}	400	 -	6t _{CLCL} - 100	-	ns
Address hold after ALE	t _{LLAX2}	30	Ī-	$t_{\rm CLCL} - 53$	_	ns
RD to valid data in	t_{RLDV}	_	252	_	$5t_{CLCL}-165$	ns
Data hold after RD	t _{RHDX}	0	_	0	_	ns
Data float after RD	t _{RHDZ}	_	97	-	$2t_{\text{CLCL}} - 70$	ns
ALE to valid data in	t _{LLDV}	_	517	_	8t _{CLCL} - 150	ns
Address to valid data in	t _{AVDV}	_	585	_	9t _{CLCL} - 165	ns
ALE to WR or RD	t _{LLWL}	200	300	$3t_{\text{CLCL}} - 50$	$3t_{CLCL} + 50$	ns
Address valid to WR or RD	t _{AVWL}	203	-	$4t_{CLCL} - 130$		ns
WR or RD high to ALE high	t _{WHLH}	43	123	$t_{\rm CLCL}-40$	$t_{\text{CLCL}} + 40$	ns
Data valid to WR transition	t _{QVWX}	33	_	$t_{\rm CLCL} - 50$	-	ns
Data setup before WR	$t_{\sf QVWH}$	433	_	$7t_{CLCL} - 150$	_	ns
Data hold after WR	t_{WHQX}	33	_	t _{CLCL} - 50	_	ns
Address float after RD	t_{RLAZ}	_	0	_	0	ns

External Clock Drive

Parameter	Symbol		Limit Values			
		Variable Clock Freq. = 3.5 MHz to 12 MHz				
		min.	max.	_		
Oscillator period	t_{CLCL}	83.3	285.7	ns		
High time	t_{CHCX}	20	$t_{\text{CLCL}} - t_{\text{CLCX}}$	ns		
Low time	$t_{\sf CLCX}$	20	$t_{\text{CLCL}} - t_{\text{CHCX}}$	ns		
Rise time	t _{CLCH}	_	20	ns		
Fall time	t_{CHCL}		20	ns		

AC Characteristics for SAB-C502-L20 / C502-2R20

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V

 $T_{\rm A}$ = 0 °C to + 70 °C for the SAB-C502 $T_{\rm A}$ = -40 °C to + 85 °C for the SAF-C502

(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				
		20 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 20 MHz		
		min.	max.	min.	max.	
ALE pulse width	t_{LHLL}	60	_	$2t_{\text{CLCL}} - 40$		ns
Address setup to ALE	t _{AVLL}	20	_	$t_{\rm CLCL} - 30$		ns
Address hold after ALE	t _{LLAX}	20	-	$t_{\rm CLCL}-30$	_ _	ns
ALE low to valid instr in	t _{LLIV}	_	100	_	$4t_{\text{CLCL}} - 100$	ns
ALE to PSEN	t _{LLPL}	25	_	$t_{\rm CLCL}-25$	_	ns
PSEN pulse width	t_{PLPH}	115	_	$3t_{\text{CLCL}} - 35$	-	ns
PSEN to valid instr in	t _{PLIV}	_	75	_	3t _{CLCL} - 75	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0		ns
Input instruction float after PSEN	t_{PXIZ}	_	40	_	$t_{\rm CLCL}-10$	ns
Address valid after PSEN	t _{PXAV} *)	47	_	$t_{\text{CLCL}} - 3$	_	ns
Address to valid instr in	t _{AVIV}	-	190	_	$5t_{\text{CLCL}} - 60$	ns
Address float to PSEN	t _{AZPL}	0	-	0	_	ns

^{*)} Interfacing the SAB-C502-L20/C502-2R20 to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for SAB-C502-L20 / C502-2R20

External Data Memory Characteristics

Parameter	Symbol	Limit Values				Unit
		18 MHz Cłock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 20 MHz		-
		min.	max.	min.	max.	
RD pulse width	t _{RLRH}	200		6t _{CLCL} - 100	_	ns
WR pulse width	t _{WLWH}	200	_	6t _{CLCL} - 100	_	ns
Address hold after ALE	t _{LLAX2}	20	_	t _{CLCL} - 30	_	ns
RD to valid data in	t_{RLDV}	_	155	-	5t _{CLCL} - 95	ns
Data hold after RD	t_{RHDX}	0	-	0	_	ns
Data float after RD	t_{RHDZ}	_	76	_	2t _{CLCL} - 24	ns
ALE to valid data in	t_{LLDV}	_	250	_	8t _{CLCL} - 150	ns
Address to valid data in	t _{AVDV}		285	_	9t _{CLCL} - 165	ns
ALE to WR or RD	t _{LLWL}	100	200	$3t_{\text{CLCL}} - 50$	3t _{CLCL} + 50	ns
Address valid to WR or RD	t _{AVWL}	70	-	$4t_{\text{CLCL}} - 130$	_	ns
WR or RD high to ALE high	t _{WHLH}	20	80	$t_{\rm CLCL} - 30$	$t_{\text{CLCL}} + 30$	ns
Data valid to WR transition	t _{QVWX}	5	-	t _{CLCL} - 45	_	ns
Data setup before WR	t _{QVWH}	200	-	$7t_{CLCL} - 150$	_	ns
Data hold after WR	t _{WHQX}	10	-	$t_{\rm CLCL}-40$	-	ns
Address float after RD	t _{RLAZ}	-	0	_	0	ns

External Clock Drive

Parameter	Symbol		Limit Values			
		Freq				
		min.	max.			
Oscillator period	t _{CLCL}	50	285.7	ns		
High time	t _{CHCX}	12	$t_{\text{CLCL}} - t_{\text{CLCX}}$	ns		
Low time	t _{CLCX}	12	$t_{\text{CLCL}} - t_{\text{CHCX}}$	ns		
Rise time	t _{CLCH}	_	12	ns		
Fall time	t _{CHCL}	_	12	ns		




Figure 7
Program Memory Read Cycle

■ 8235605 DO61309 71T ■

Semiconductor Group

394




Figure 8 Data Memory Read Cycle




Figure 9 Data Memory Write Cycle

ROM Verification Characteristics for SAB-C502-2R

ROM Verification Mode 1

Parameter	Symbol		Unit	
		min.	max.	
Address to valid data	t _{AVQV}	_	48 <i>t</i> _{CLCL}	ns
ENABLE to valid data	$t_{\sf ELQV}$	_	48t _{CLCL}	ns
Data float after ENABLE	t_{EHQZ}	0	48t _{CLCL}	ns
Oscillator frequency	1/t _{CLCL}	4	6	MHz






Figure 10 ROM Verification Mode 1



AC Inputs during testing are driven at $V_{\rm CC} = 0.5$ V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at $V_{\rm IHmin}$ for a logic '1' and $V_{\rm ILmax}$ for a logic '0'.

Figure 11
AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded $V_{\rm OH}$ / $V_{\rm OL}$ level occurs. $I_{\rm OL}$ / $I_{\rm OH}$ \geq \pm 20 mA.

Figure 12 AC Testing: Float Waveforms




Figure 13 External Clock Cycle

■ 8235605 0061313 140 **■**

SAB-C502




Figure 14
Recommended Oscillator Circuits