

M-8888 DTMF Transceiver

Features

- Advanced CMOS technology for low power consumption and increased noise immunity
- Complete DTMF transmitter/receiver in a single chip
- Standard 8051, 8086/8 microprocessor port
- Central office quality and performance
- · Adjustable guard time
- Automatic tone burst mode
- Call progress mode
- Single +5 Volt power supply
- · 20-pin DIP and SOIC packages
- · 2 MHz microprocessor port operation
- Inexpensive 3.58 MHz crystal

Applications

- Paging systems
- Repeater systems/mobile radio
- Interconnect dialers
- PBX systems
- Computer systems
- Fax machines
- Pay telephone

Block Diagram

Credit card verification

Description


The M-8888 is a complete DTMF Transmitter Receiver that features adjustable guard time, automatic tone burst mode, call progress mode, and a fully compatible 8051, 8086/8 microprocessor interface. The receiver portion is based on the industry standard M-8870 DTMF Receiver, while the transmitter uses a switched-capacitor digital-to-analog converter for lowdistortion, highly accurate DTMF signaling. Tone bursts can be transmitted with precise timing by making use of the automatic tone burst mode. To analyze call progress tones, a call progress filter can be selected by an external microprocessor.

Ordering Information

U	
Part #	Description
M-8888-01P	20-pin plastic DIP
M-8888-01SM	20-pin plastic SOIC
M-8888-01T	20-pin plastic SOIC, Tape and Reel

Pin Connections

DIP, SOIC								
IN+ IN-		1 2			20 19		V _{DD} StGT	
GS	q	3			18	Þ	ESt	
V_{REF}	q	4			17	Þ	D3	
V_{SS}	q	5			16	Þ	D2	
OSC1					15	Þ	D1	
OSC2	q	7			14		D0	
TONE	q	8			13	Þ	IRQ/	CP
WR		9			12	Þ	RD	
CS	q	10			11	þ	RS0	




DS-M8888-R1



Rev. 1

Single-Ended Input Configuration



Functional Description


M-8888 functions consist of a high-performance DTMF receiver with an internal gain setting amplifier and a DTMF generator that contains a tone burst counter for generating precise tone bursts and pauses. The call progress mode, when selected, allows the detection of call progress tones. A standard 8051, 8086/8 series microprocessor interface allows access to an internal status register, two control registers, and two data registers.

Input Configuration

The input arrangement consists of a differential input operational amplifier and bias sources (V_{RFF}) for bias-

Pin Functions

Differential Input Configuration



ing the amplifier inputs at $V_{DD}/2$. Provisions are made for the connection of a feedback resistor to the op-amp output (GS) for gain adjustment. In a single-ended configuration, the input pins should be connected as shown in the Single-Ended Input Configuration above. Differential Input Configuration above shows the necessary connections for a differential input configuration.

Receiver Section

The low and high group tones are separated by applying the DTMF signal to the inputs of two sixth-order

Name	Description					
IN+	Noninverting op-amp input.					
IN-	Inverting op-amp input.					
GS	Gain select. Gives access to output of front end differential amplifier for connection of feedback resistor.					
V _{REF}	Reference voltage output. Nominally $V_{DD}/2$ is used to bias inputs at mid-rail.					
V _{SS}	Negative power supply input.					
OSC1	DTMF clock/oscillator input.					
OSC2	Clock output. A 3.5795 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit.					
TONE	Dual tone multifrequency (DTMF) output.					
WR	Write input. A low on this pin when CS is low enables data transfer from the microprocessor. TTL compatible.					
CS	Chip select. TTL input (\overline{CS} = 0 to select the chip).					
RS0	Register select input. See Internal Register Functions on page 7. TTL compatible.					
RD	Read input. A low on this pin when CS is low enables data transfer to the microprocessor. TTL compatible					
IRQ /CP	Interrupt request to microprocessor (open-drain output). Also, when call progress (CP) mode has been selected and					
	interrupt enabled, the IRQ/CP pin will output a rectangular wave signal representative of the input signal applied at					
input op-amp. The input signal must be within the bandwidth limits of the call progress filter. See Timing Diagrams						
	page 11.					
D0-D3	Microprocessor data bus. TTL compatible.					
ESt	Early steering output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition).					
	Any momentary loss of signal condition will cause ESt to return to a logic low.					
St/GT	Steering input/guard time output (bidirectional). A voltage greater than V _{TSt} detected at St causes the device to register					
	the detected tone pair and update the output latch. A voltage less than V _{Tst} frees the device to accept a new tone pair. The					
	GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.					
V _{DD}	Positive power supply input.					

www.clare.com



switched capacitor bandpass filters with bandwidths that correspond to the low and high group frequencies listed in the Tone Encoding/Decoding below. The low group filter incorporates notches at 350 and 440 Hz, providing excellent dial tone rejection. Each filter output is followed by a single-order switched capacitor filter that smoothes the signals prior to limiting. Limiting is performed by high-gain comparators with hysteresis to prevent detection of unwanted low-level signals. The comparator outputs provide full-rail logic swings at the incoming DTMF signal frequencies.

A decoder employs digital counting techniques to determine the frequencies of the incoming tones, and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals (such as voice), while tolerating small deviations in frequency. The algorithm provides an optimum combination of immunity to talkoff with tolerance to interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (referred to as signal condition), the early steering (ESt) output goes to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state.

FLOW	F _{HIGH}	Digit	D3	D2	D1	D0
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	*	1	0	1	1
941	1477	#	1	1	0	0
697	1633	Α	1	1	0	1
770	1633	В	1	1	1	0
852	1633	С	1	1	1	1
941	1633	D	0	0	0	0

Tone Encoding/Decoding


0 = logic low, 1 = logic high

Steering Circuit:

Rev. 1

Before a decoded tone pair is registered, the receiver checks for a valid signal duration (referred to as "character recognition condition"). This check is performed

Basic Steering Circuit



by an external RC time constant driven by ESt. A logic high on ESt causes $V_{\rm C}$ (see the Basic Steering Circuit above) to rise as the capacitor discharges. Provided that the signal condition is maintained (ESt remains high) for the validation period ($t_{\rm GTP}$), $V_{\rm C}$ reaches the threshold ($V_{\rm TSt}$) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see the Tone Encoding/Decoding on left) into the receive data register.

At this point the StGT output is activated and drives V_C to V_{DD} . StGT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag goes high, signaling that a received tone pair has been registered. It is possible to monitor the status of the delayed steering flag by checking the appropriate bit in the status register. If interrupt mode has been selected, the IRQ/CP pin will pull low when the delayed steering flag is active.


The contents of the output latch are updated on an active delayed steering transition. This data is presented to the 4-bit bidirectional data bus when the receive data register is read. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropout) too short to be considered a valid pause. This capability, together with the ability to select the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

Guard Time Adjustment: The simple steering circuit shown in the Basic Steering Circuit above is adequate for most applications. Component values are chosen according to the formula:


$$t_{\text{REC}} = t_{\text{DP}} + t_{\text{GTP}}$$
$$T_{\text{ID}} = t_{\text{DA}} + t_{\text{GTA}}$$



Guard Time Adjustment



Call Progress Response



The value of t_{DP} is a device parameter and t_{BFC} is the minimum signal duration to be recognized by the receiver. A value for C1 of 0.1 µF is recommended for most applications, leaving R1 to be selected by the designer. Different steering arrangements may be used to select independently the guard times for tone present (t_{GTP}) and tone absent (t_{GTA}). This may be necessary to meet system specifications that place both accept and reject limits on both tone duration and interdigit pause. Guard time adjustment also allows the designer to tailor system parameters such as talkoff and noise immunity. Increasing t_{REC} improves talkoff performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone dropouts are required. Design information for guard time adjustment is shown in the Guard Time Adjustment above.

Call Progress Filter

A call progress (CP) mode can be selected, allowing the detection of various tones that identify the progress of a telephone call on the network. The call progress tone input and DTMF input are common; however, call progress tones can only be detected when the CP mode has been selected. DTMF signals cannot be detected if the CP mode has been selected (see the Actual Frequencies vs Standard Requirements on page 5). The Call Progress Response above indicates the useful detect bandwidth of the call progress filter. Frequencies presented to the input (IN+ and IN-) that are within the accept bandwidth limits of the filter are hard-limited by a high-gain comparator with the IRQ/CP pin serving as the output. The square wave output obtained from the schmitt trigger can be anayzed by a microprocessor or counter arrangement to determine the nature of the call progress tone being detected. Frequencies in the reject area will not be detected, and consequently there will be no activity on \overline{IRQ}/CP as a result of these frequencies.

DTMF Generator

The DTMF transmitter used in the M-8888 is capable of generating all 16 standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.58 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized using row and column programmable dividers and switched capacitor digital-to-analog converters. The row and column tones are mixed and filtered, providing a DTMF signal with low total harmonic distortion and high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in the Tone Encoding/Decoding Table on page 3 must be written to the transmit data register. Note that this is the same as the receiver output code. The individual tones that are generated ($\rm f_{LOW}$ and $\rm f_{HIGH})$ are referred to as low-group and high-group tones. Typically, the highgroup to low-group amplitude ratio (twist) is 2 dB to compensate for high-group attenuation on long loops.

Operation:

During write operations to the transmit data register, 4bit data on the bus is latched and converted to a 2 of 8 code for use by the programmable divider circuitry to specify a time segment length that will ultimately determine the tone frequency. The number of time segments is fixed at 32, but the frequency is varied by varying the segment length. When the divider reaches the appropriate count as determined by the input code, a reset pulse is issued and the counter starts again.

4



The divider output clocks another counter that addresses the sinewave lookup ROM. The lookup table contains codes used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are used to produce row and column tones, which are then mixed using a low-noise summing amplifier. The oscillator described needs no startup time as in other DTMF generators, since the crystal oscillator is running continuously, thus providing a high degree of tone burst accuracy. When there is no tone output signal, the TONE pin assumes a DC level of 2.5 volts (typically). A bandwidth limiting filter is incorporated to attenuate distortion products above 4 KHz.

Burst Mode:

Certain telephony applications require that generated DTMF signals be of a specific duration, determined

Active Cell	Output Fre	% Error	
	Specified	Actual	
L1	697	699.1	+ 0.30
L2	770	766.2	- 0.49
L3	852	847.4	- 0.54
L4	941	948.0	+ 0.74
H1	1209	1215.9	+ 0.57
H2	1336	1331.7	- 0.32
H3	1447	1471.9	- 0.35
H4	1633	1645.0	+ 0.73

Actual Frequencies vs Standard Requirements

Control Register A Description

either by the application or by any of the existing exchange transmitter specifications. Standard DTMF signal timing can be accomplished by making use of the burst mode. The transmitter is capable of issuing symmetric burst/pauses of predetermined duration. This burst/pause duration is 51 ms \pm 1 ms, a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the status register, indicating that the transmitter is ready for more data.

The timing described in the previous paragraph is available when the DTMF mode has been selected. However, when call progress (CP) mode is selected, a secondary burst/pause time is available that extends this interval to $102 \text{ ms} \pm 2 \text{ ms}$. The extended interval is useful when precise tone bursts of longer than 51 ms duration and 51 ms pause are desired. Note that when CP mode and burst mode have been selected, DTMF tones may be transmitted only and *not* received. In applications where a nonstandard burst/pause time is desirable, a software timing loop or external timer can be used to provide the timing pulses when the burst mode is disabled by enabling and disabling the transmitter.

The M-8888 is initialized on powerup sequence with DTMF mode and burst mode selected.

Single-Tone Generation:

A single-tone mode is available whereby individual tones from the low group or high group can be generated. This mode can be used for DTMF test equipment applications, acknowledgment tone generation, and distortion measurements. Refer to the Control Register B Description below for details.

Bit	Name	Function	Description			
b0	TOUT	Tone output	A logic 1 enables the tone output. This function can be implemented in either the burst node.			
b1	CP/DTMF	Mode control	In DTMF mode (logic 0), the device is capable of generating and receiving DTMF signals. When the call progress (CP) mode is selected (logic 1), a 6th-order bandpass filter is enabled to allow call progress tones to be detected. Call progress tones within the specified bandwidth will be presented at the IRQ/CP pin in rectangular wave format if the IRQ bit has been enabled (b2 = 1). Also, when the CP mode and burst mode have both been selected, the transmitter will issue DTMF signals with a burst and pause of 102 ms (typ) duration. This signal duration is twice that obtained from the DTMF transmitter, if DTMF mode had been selected. Note that DTMF signals cannot be decoded when the CP mode has been selected.			
b2	IRQ	Interrupt enable	A logic 1 enables the interrupt mode. When this mode is active and the DTMF mode has been selected (b1 = 0), the \overline{IRQ}/CP pin will pull to a logic 0 condition when either (1) a valid DTMF signal has been received and has been present for the guard time or (2) the transmitter is ready for more data (burst mode only).			
b3	RSEL	Register select	A logic 1 selects control register B on the next write cycle to the control register address. Subsequent write cycles to the control register are directed back to control register A.			

Rev. 1



Distortion Calculations:

The M-8888 is capable of producing precise tone bursts with minimal error in frequency (see the Actual Frequecies vs Standard Requirements on page 5). The internal summing amplifier is followed by a firstorder low-pass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a *single* tone can be calculated using Equation 1, (see Equations on page 7), which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage. The Fourier components of the tone output correspond to V2f... Vnf as measured on the output waveform. The total harmonic distortion for a dual tone can be calculated using Equation 2, (see Equations on page 7).

 V_L and V_H correspond to the low-group and high-group amplitude, respectively, and V^2_{IMD} is the sum of all the intermodulation components. The internal switched capacitor filter following the D/A converter keeps distortion products down to a very low level.

DTMF Clock Circuit

The internal clock circuit is completed with the addition of a standard 3.579545 MHz television color burst crystal. A number of M-8888 devices can be connected as shown in the Common Crystal Connection on page 7 using only one crystal.

Microprocessor Interface


The M-8888 uses a microprocessor interface that allows precise control of transmitter and receiver functions. Five internal registers are associated with the microprocessor interface, which can be subdivided into three categories: data transfer, transceiver control, and transceiver status. Two registers are associated with data transfer operations. The receive data register, a read-only register, contains the output code of the last valid DTMF tone pair to be decoded. The data entered in the transmit data register determines which tone pair is to be generated (see the Tone Encoding/Decoding Table on page 3). Data can only be written to the transmit data register. Transceiver control is accomplished with two control registers (and CRB) that occupy the same address space. A write operation to CRB can be executed by setting the appropriate bit in CRA. The following write operation to the same address will then be directed to CRB, and subsequent write cycles will then be redirected to CRA. Internal reset circuitry clears the control registers on powerup; however, as a precautionary measure, the initialization software should include a routine to clear the registers. Refer to the Actual Frequencies vs Standard Requirements Table on page 5 and the Control Register A Description below for details on the control registers. The IRQ/CP pin can be programmed to provide an interrupt request signal on validation of DTMF signals, or when the transmitter is ready for more data (burst mode only). The IRQ/CP pin is configured as an open-drain output device and as such requires a pullup resistor (see the Single-Ended Input Configuration on page 2).

Bit	Name	Function	Description	
bO	BURST	Burst mode	A logic 0 enables the burst mode. When this mode is selected, data corresponding to the desir tone pair can be written to the transmit data register, resulting in a tone burst of a specific dura the 12 AC Characteristics on page 9). Subsequently, a pause of the same duration is Immediately following the pause, the status register is updated indicating that the transmit dat ter is ready for further instructions, and an interrupt will be generated if the interrupt mode enabled. Additionally, if call progress (CP) mode has bee enabled, the burst and pause du increased by a factor of two. When the burst mode is not selected (logic 1), tone bursts of any duration may be generated.	
b1	TEST	Test mode	By enabling the test mode (logic 1), the \overline{IRQ}/CP pin will present the delayed steering (inverted) signal from the DTMF receiver. Refer to the Timing Diagrams on page 11 (b3 waveform) for details concerning the output waveform. DTMF mode must be selected (CRA b1=0) before test mode can be implemented.	
b2	S/D	Single/dual tone	A logic 0 will allow DTMF signals to be produced. If single-tone generation is enabled generation (logic 1), either now or column tones (low or high group) can be generated depending on the state of b3 in control register B.	
b3	C/R	Column/row tones	When used in conjunction with b2 (above), the transmitter can be made to generate single-row or sin- gle-column frequencies. A logic 0 will select row frequencies and a logic 1 will select column frequen- cies.	

Control Register B Description



Common Crystal Connection



Equations

THD(%) = 100	$\sqrt{V^2 2f + V^2 3f + V^2 4f + \dots V^2 nf}$	-
1112(70) 100	V fundamental	

Equation 1. THD (%) for a Single Tone

THD(%) = 100	$\sqrt{V^2 2L + V^2 3L + V^2 nL + V^2 2H + V^2 3H + V^2 nH + V^2 IMD}$
.,	$\sqrt{V^2 L + V^2 H}$

Equation 2. THD (%) for a Dual Tone

Internal Register Functions

RS0	RD	WR	Function	
0	1	0	Write to transmitter	
0	0	1 Read from receiver		
1	1	0	Write to control register	
1	0	1	Read from status register	


CRA Bit Positions

b3	b2	b1	b0
RSEL	IRQ	CP/DTMF	TOUT

CRB Bit Positions

b3	b2	b1	b0
C/R	S/D	TEST	BURST

Application Circuit (Single-Ended Input)



Microprocessor-based systems can inject undesirable noise into the supply rails. M-8888 performance can be optimized by keeping noise on the supply rails to a minimum. The decoupling capacitor (C3) should be connected close to the device and ground loops should be avoided.

Staus Register Description

Bit	Name	Status Flag Set	Status Flag Cleared
b0	IRQ	Interrupt has occurred. Bit one (b1)	Interrupt is inactive. Cleared after
		and/or bit 2 (b2) is set.status register is read.	
b1	Transmit data register empty	Pause duration has terminated and transmitter	Cleared after status register is read or
	(burst mode only)	is ready for new data.	when not in burst mode.
b2	Receive data register full.	Valid data is in the receive data register.	Cleared after status register is read.
b3	Delayed Steering	Set on valid detection of the absence of a	Cleared on detection of a valid DTMF
		DTMF signal.	signal.



Absolute Maximum Ratings

Parameter	Symbol	Value
Power supply voltage		
(V _{DD} - V _{SS})	V _{DD}	+ 6.0 V max
Voltage on any pin	V _{dc}	V_{SS} -0.3 V to V_{DD} + 0.3V
Current on any pin	I _{DD}	10 mA max
Operating temperature	T _A	-40°C to +85°C
Storage temperature	T _S	-65°C to +150°C

Note: Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this data sheet is not implied. Exposure of the device to the absolute maximum ratings for an extended period may degrade the device and effect its reliability.

DC Characteristics

Parameter	Symbol	Min	Тур*	Max	Units
Operating supply voltage	V _{DD}	4.75	5.0	5.25	V
Operating supply current	I _{DD}	-	10	15	mA
Power consumption	P ₀	-	50	78.75	mW
Inputs					
High-level input voltage, OSC1	V _{IHO}	3.5	-	-	V
Low-level input voltage, OSC1	V _{ILO}	-	-	1.5	V
Input impedance (@ 1 KHz), IN+, IN-	R _{IN}	-	10	-	MΩ
Steering threshold voltage	V _{TSt}	2.2	2.3	2.5	V
Outputs	100			1	
High-level output voltage (no load), OSC2	V _{OHO}	V _{DD} - 0.1V	-	-	V
Low-level output voltage (no load), OSC2	V _{OLO}	-	-	0.1	V
Output leakage current ($V_{OH} = 2.4V$), IRQ	I _{OZ}	-	1.0	10.0	μA
V _{BFF} output voltage (no load)	V _{REF}	2.4	-	2.7	V
V _{RFF} output resistance	R _{OR}	-	-	1.0	kΩ
Data Bus		1 I		1	
Low-level input voltage	VIL	-	-	0.8	V
High-level input voltage	V _{IH}	2.0	-	-	V
Low-level output voltage ($I_{OI} = 1.6 \text{ mA}$)	V _{OL}	-	-	0.4	V
High-level output voltage ($I_{OH} = 400 \ \mu A$)	V _{OH}	2.4	-	-	V
Input leakage current ($V_{IN} = 0.4$ to 2.4 V)	I _{IZ}	-	-	10.0	μA

All voltages referenced to V_{SS} unless otherwise noted. V_{DD} = 5.0 V \pm 5%; f_c = 3.579545 MHz; T_A = -40°C to +85°C unless otherwise noted. *Typical values are for use as design aids only, and are not guaranteed or subject to production testing.

8



AC Characteristics

Parameter	Symbol	Min	Тур*	Max	Units
Receive signal conditions					
Valid input signal levels	_	-29	-	+1	dBm
(each tone of composite signal; Notes 1, 2, 3, 5, 6, 9)	-	27.5	-	869	mV _{RMS}
Positive twist accept (Notes 2, 3, 6, 9)	-	-	-	6	dB
Negative twist accept (Notes 2, 3, 6, 9)	-	-	-	6	dB
Frequency deviation accept (Notes 2, 3, 5, 9)	-	± 1.5% ± 2 Hz	-	-	Nom.
Frequency deviation reject (Notes 2, 3, 5)	-	± 3.5%	-	_	Nom.
Third tone tolerance (Notes 2, 3, 4, 5, 9, 10)	-	-	-16	-	dB
Noise tolerance (Notes 2, 3, 4, 5, 7, 9, 10)	-	-	-12	-	dB
Dial tone tolerance (Notes 2, 3, 4, 5, 8, 9, 11)	-	-	+22	-	dB
Call progress					
Lower frequency (@ -25 dBm) accept	f _{LA}	-	320	-	Hz
Upper frequency (@ -25 dBm) accept	f _{HA}	-	510	-	Hz
Lower frequency (@ -25 dBm) reject	f _{LR}	-	290	-	Hz
Upper frequency (@ -25 dBm) reject	f _{HR}	-	540	-	Hz
Receive timing	HR		010		112
		r I	44	14	
Tone present detect time	t _{DP}	5	11	14	ms
Tone absent detect time	t _{DA}	0.5	4	8.5	ms
Tone duration accept (the Timing Diagrams on page 10)	t _{REC}	-	-	40	ms
Tone duration reject (the Timing Diagrams on page 10)	tREC	20	-	-	ms
Interdigit pause accept (the Timing Diagrams on page 10)	t _{ID}		-	40	ms
Interdigit pause reject (the Timing Diagrams on page 10)	t _{DO}	- 20	-	-	ms
Delay St to b3	t _{PStb3}	-	13 8	-	μs
Delay St to RX ₀ -RX ₃	t _{PStRX}	-	0	-	μs
Transmit timing					
Tone burst duration (DTMF mode)	t _{BST}	50	-	52	ms
Tone pause duration (DTMF mode)	t _{PS}	50	-	52	ms
Tone burst duration (extended, call progress mode)	t _{BSTE}	100	-	104	ms
Tone pause duration (extended, call progress mode)	t _{PSE}	100	-	104	ms
Tone output					
High group output level ($R_1 = 10 \text{ K}\Omega$)	V _{HOUT}	-6.1	-	-2.1	dBm
Low group output level ($R_1 = 10 \text{ K}\Omega$)	VLOUT	-8.1	-	-4.1	dBm
Pre-emphasis ($R_1 = 10 \text{ K}\Omega$)	dB _P	0	2	3	dB
Output distortion $(R_L = 10 \text{ k}\Omega, 3.4 \text{ KHz bandwidth})$	THD	-	-25	-	dB
Frequency deviation (f = 3.5795 MHz)	f _D	-	± 0.7	± 1.5	%
Output load resistance	R _{LT}	10	-	50	kΩ
Microprocessor interface		÷			
RD, WR low pulse width	t _{cL}	200	-	-	ns
RD, WR high pulse width	t _{CH}	180	-	-	ns
RD, WR rise and fall time	t _R , t _F	-	-	25	ns
Address hold time	t _{AH}	10	-	-	ns
Address setup time	t _{AS}	23	-	-	ns
Data hold time (read)	t _{DHR}	22	-	-	ns
RD to valid data delay (200 pF load)	t _{DDR}	-	-	150	ns
Data setup time (write)	t _{DSW}	45	-	-	ns
Data hold time (write)	t _{DHW}	10	-	-	ns
Input capacitance, D0-D3	C _{IN}	-	5	-	pF
Output capacitance, IRQ /CP	C/ _{OUT}	-	5	-	pF



AC Characteristics (Continued)

Parameter	Symbol	Min	Тур*	Max	Units
DTMF Clock					
Crystal clock frequency	f _c	3.5759	3.5795	3.5831	MHz
Clock input rise time (external clock)	t _{LHCL}	-	-	110	ns
Clock input fall time (external clock)	t _{HLCL}	-	-	100	ns
Clock input duty cycle (external clock)	DC _{CL}	40	50	60	%
Capacitive load, OSC2	CLO	-	-	30	pF

Voltages referenced to V_{SS} unless otherwise noted. V_{DD} = $5.0V \pm 5\%$; V_{SS} = 0.V; f_c = 3.579545 MHz; T_A = -40° C to $+85^{\circ}$ C *Typical values are for use as design aids only and are not guaranteed or subject to production testing.

Notes: 1. dBm = decibels above or below a reference power of 1 mW into a 600 Ω load. 2. Digit sequence consists of all 16 DTMF tones. 3. Tone duration = 40 ms. Tone pause = 40 ms. 4. Nominal DTMF frequencies are used.

5. Both tones in the composite signal have an equal amplitude.

6. The tone pair is deviated by \pm 1.5% \pm 2 Hz. 7. Bandwidth limited (3 kHz) Gaussian noise.

8. The precise dial tone frequencies are 350 and 440 Hz (± 2%).

9. For an error rate of less than 1 in 10,000.
10. Referenced to the lowest amplitude tone in the DTMF signal.

11. Referenced to the minimum valid accept level.


Electrical Characteristics - Gain Setting Amplifier

Parameter	Symbol	Min	Тур*	Мах	Units
Input leakage current ($V_{SS} \le V_{IN} \le V_{DD}$)	I _{IN}	-	100	-	nA
Input resistance	R _{IN}	-	10	-	MΩ
Input offset voltage	V _{os}	-	25	-	mV
Power supply rejection (1 KHz)	PSRR	-	60	-	dB
Common mode rejection (-3.0 V $\leq V_{IN} \leq 3.0V$)	CMRR	-	60	-	dB
DC open-loop voltage gain	A _{VOL}	-	65	-	dB
Unity gain bandwidth	BW	-	1.5	-	MHz
Output voltage swing ($R_L \ge 100 \text{ K}\Omega \text{ to } V_{SS}$)	V ₀	-	4.5	-	V _{PP}
Maximum capcitive load, GS	C	-	100	-	pF
Maximum resistive load, GS	R	-	50	-	kΩ
Common mode range (no load)	V _{CM}	-	3.0	-	V _{PP}

All voltages referenced to V_{SS} unless otherwise noted. V_{DD} = 5.0V \pm 5%; V_{SS} = 0 V; f_c = 3.579545 MHz; T_A = -40°C to +85°C


*Typical values are for use as design aids only, and are not guaranteed or subject to production testing.

Timing Diagrams




Test Loads

CLARE



Timing Diagrams





Explanation of Events

- (A) Tone bursts detected, tone duration invalid, RX Data Register not updated.
- (B) Tone #n detected, tone duration valid, tone decoded and latched in RX Data Register.
- (C) End of tone #n detected, tone absent duration valid, RX Data Register remain latched until next valid tone.
- (D) Tone #n + 1 detected, tone duration valid, tone decoded and latched in RX Data Register.
- (E) Acceptable dropout of tone #n + 1, tone absent duration invalid, RX Data Register remain latched.
- (F) End of tone #n + 1 detected, tone absent duration valid, RX Data Register remain latched until next valid tone.


Explanation of Symbols


V _{IN} ESt St/GT	DTMF composite input signal. Early steering output. Indicates detection of valid tone frequencies. Steering input/guard time output. Drives external RC timing circuit. 4-bit decoded data in receive data register.
RX ₀ -RX ₃ b3	Delayed steering output. Indicates that valid frequencies have been present/absent for the
50	required guard time, thus constituting a valid DTMF signal.
b2	Output enable (input). A low level shifts Q1 - Q4 to its high impedance state.
IRQ /CP	Interrupt is active indicating that new data is in the RX data register. The interrupt is cleared
	after the status register is ready.
t	Maximum DTMF signal duration not detected as valid.
t _{REC}	Minimum DTMF signal duration required for valid recognition.
t _{ID}	Minimum time between valid DTMF signals.
t _{DO}	Maximum allowable dropout during valid DTMF signal.
t _{DP}	Time to detect the presence of valid DTMF signals.
t _{DA}	Time to detect the absence of valid DTMF signals.
t _{GTP}	Guard time, tone present.
t _{GTA}	Guard time, tone absent.




Package Dimensions


20-Pin DIP






20-Pin SOIC







Drawing not to scale. Does not reflect actual part marking.

Tolerances						
	Inc	nes	Metr	ic (mm)		
	Min	Max	Min	Max		
Α	-	.210	-	5.33		
A1	.015	-	.38	-		
b	.014	.022	.36	.56		
b2	.045	.070	1.14	1.78		
С	.008	.014	.20	.36		
D	.980	1.060	24.89	26.92		
Е	.300	.325	7.62	8.26		
E1	.240	.280	6.10	7.11		
е	.100 BSC		2.54	I BSC		
ес	0°	15°	0°	15°		
L	.115	.150	2.92	3.81		

	Tolerances								
	Inch	es	Metric (mm)					
	Min	Min Max		Max					
Α	.093	.104	2.35	2.65					
A1	1 .004 .0 ⁻		.10	.30					
b	.013	.020	.33	.51					
D	.496	.512	12.60	13.00					
Е	.291	.291 .299		7.59					
е	.050	BSC	1.27 6	BSC					
Н	.394	.419	10.00	10.65					
L	.016 .050		.40	1.27					

Dimensions mm (inches)



CLARE LOCATIONS

Clare Headquarters 78 Cherry Hill Drive Beverly, MA 01915 Tel: 1-978-524-6700 Fax: 1-978-524-4900 Toll Free: 1-800-27-CLARE

Clare Switch Division 4315 N. Earth City Expressway Earth City, MO 63045 Tel: 1-314-770-1832 Fax: 1-314-770-1812

Clare Micronix Division 145 Columbia Aliso Viejo, CA 92656-1490 Tel: 1-949-831-4622 Fax: 1-949-831-4628

SALES OFFICES

AMERICAS

Americas Headquarters

Clare 78 Cherry Hill Drive Beverly, MA 01915 Tel: 1-978-524-6700 Fax: 1-978-524-4900 Toll Free: 1-800-27-CLARE

Eastern Region

Clare 603 Apache Court Mahwah, NJ 07430 Tel: 1-201-236-0101 Fax: 1-201-236-8685 Toll Free: 1-800-27-CLARE

Central Region

Clare Canada Ltd. 3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1 Tel: 1-905-333-9066 Fax: 1-905-333-1824

Western Region

Clare 1852 West 11th Street, #348 Tracy, CA 95376 Tel: 1-209-832-4367 Fax: 1-209-832-4732 Toll Free: 1-800-27-CLARE

Canada

Clare Canada Ltd. 3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1 Tel: 1-905-333-9066 Fax: 1-905-333-1824

EUROPE

European Headquarters

CP Clare nv Bampslaan 17 B-3500 Hasselt (Belgium) Tel: 32-11-300868 Fax: 32-11-300890

France

Clare France Sales Lead Rep 99 route de Versailles 91160 Champlan France Tel: 33 1 69 79 93 50 Fax: 33 1 69 79 93 59

Germany

Clare Germany Sales ActiveComp Electronic GmbH Mitterstrasse 12 85077 Manching Germany Tel: 49 8459 3214 10 Fax: 49 8459 3214 29

Italy

C.L.A.R.E.s.a.s. Via C. Colombo 10/A I-20066 Melzo (Milano) Tel: 39-02-95737160 Fax: 39-02-95738829

Sweden

Clare Sales Comptronic AB Box 167 S-16329 Spånga Tel: 46-862-10370 Fax: 46-862-10371

United Kingdom

Clare UK Sales Marco Polo House Cook Way Bindon Road Taunton UK-Somerset TA2 6BG Tel: 44-1-823 352541 Fax: 44-1-823 352797

ASIA/PACIFIC

Asian Headquarters

Clare Room N1016, Chia-Hsin, Bldg II, 10F, No. 96, Sec. 2 Chung Shan North Road Taipei, Taiwan R.O.C. Tel: 886-2-2523-6368 Fax: 886-2-2523-6369

http://www.clare.com

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-M8888-R1 ©Copyright 2001, Clare, Inc. All rights reserved. Printed in USA. 7/26/01