# 350MHz, $4 \times 1$ Video Crosspoint Switch with Synchronous Controls 

## Features

- Low Power Dissipation $\qquad$ 105mW
- Symmetrical Slew Rates . . . . . . . . . . . . . . . . . 1400V/ $\mu \mathrm{s}$
- 0.1dB Gain Flatness 100MHz
- -3dB Bandwidth 350MHz
- Off Isolation (100MHz) 70 dB
- Crosstalk Rejection (30MHz). . . . . . . . . . . . . . . . . 80dB
- Differential Gain and Phase . . . . . 0.01\%/0.01Degrees
- High ESD Rating
>2000V
- TTL Compatible Control Signals
- Latched Control Lines for Synchronous Switching


## Applications

- Professional Video Switching and Routing
- RGB Video Distribution Systems
- Computer Graphics
- RF Switching and Routing


## Description

The HA4344B is a very wide bandwidth $4 \times 1$ crosspoint switch ideal for professional video switching, HDTV, computer display routing, and other high performance applications. This circuit features very low power dissipation, excellent differential gain and phase, high off isolation, symmetric slew rates, fast switching, and latched control signals. When disabled, the output is switched to a high impedance state, making the HA4344B ideal for matrix routers.

The latched control signals allow for synchronized channel switching. When $\overline{\mathrm{CK} 1}$ is low the master control latch loads the next switching address (A0, A1, $\overline{\mathrm{CS}}$ ), while the closed (assuming CK2 is the inverse of CK1) slave control latch maintains the crosspoint in its current state. $\overline{C K 2}$ switching low closes the master latch (with previous assumption), loads the now open slave latch, and switches the crosspoint to the newly selected channel. Channel selection is asynchronous (changes with any control signal change) if both CK1 and CK2 are low.

## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :---: |
| HA4344BCB | 0 to 70 | 16 Ld SOIC | M16.15 |
| HA4344BCB96 | 0 to 70 | 16 Ld SOIC Tape <br> and Reel | M16.15 |

## Functional Diagram



## Timing Diagram



| Absolute Maximum Ratings |  |
| :---: | :---: |
| Voltage Between V+ and V- | 12 V |
| Input Voltage. | V ${ }_{\text {SUPPLY }}$ |
| Digital Input Current (Note 2) | $\pm 25 \mathrm{~mA}$ |
| Analog Input Current (Note 2) | $\pm 5 \mathrm{~mA}$ |
| Output Current | 20 mA |
| ESD Rating |  |
|  | . 2000 V |

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| SOIC Package | 115 |
| Maximum Junction Temperature (Die). | $175{ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | ${ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s). (SOIC - Lead Tips Only) | $300^{\circ} \mathrm{C}$ |

## Operating Conditions

Temperature Range
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
2. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.

Electrical Specifications $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, \mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | (NOTE 4) <br> TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Supply Voltage |  | Full | $\pm 4.5$ | $\pm 5.0$ | $\pm 5.5$ | V |
| Supply Current (VOUT = OV) | $\mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$ | 25, 70 | - | 10.5 | 13 | mA |
|  | $\mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$ | 0 | - | - | 15.5 | mA |
|  | $\mathrm{V}_{\overline{\mathrm{CS}}}=2.0 \mathrm{~V}$ | 25, 70 | - | 400 | 450 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\overline{\mathrm{CS}}}=2.0 \mathrm{~V}$ | 0 | - | 400 | 580 | $\mu \mathrm{A}$ |

## ANALOG DC CHARACTERISTICS

| Output Voltage Swing Without <br> Clipping | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }} \pm \mathrm{V}_{\text {IO }} \pm 20 \mathrm{mV}$ | 25,70 | $\pm 2.7$ | $\pm 2.8$ | - | V |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | $\pm 2.4$ | $\pm 2.5$ | - | V |
| Output Current |  | Full | 15 | 20 | - | mA |
| Input Bias Current | Full | - | 30 | 50 | $\mu \mathrm{~A}$ |  |
| Output Offset Voltage | Full | -10 | - | 10 | mV |  |
| Output Offset Voltage Drift (Note 3) |  | Full | - | 25 | 50 | $\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |

SWITCHING CHARACTERISTICS

| Turn-On Time |  | 25 | - | 160 | - | ns |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Turn-Off Time |  | 25 | - | 320 | - | ns |
| Output Glitch During Switching |  | 25 | - | $\pm 10$ | - |  |

DIGITAL DC CHARACTERISTICS

| Input Logic High Voltage |  | Full | 2 | - | - | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| Input Logic Low Voltage |  | Full | - | - | 0.8 | V |
| $\overline{\text { CLK1, CLK2 Input Current }}$ | 0 to 4V | Full | - | 40 | 50 | $\mu \mathrm{~A}$ |
| $\overline{\mathrm{CS}}, \mathrm{A} 0, \mathrm{~A} 1$ Input Current | 0 to 4V | Full | -2 | - | 2 | $\mu \mathrm{~A}$ |

AC CHARACTERISTICS

| Insertion Loss | $1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | 25 | - | 0.055 | 0.063 | dB |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Full | - | 0.07 | 0.08 | dB |
| Channel-to-Channel Insertion Loss <br> Match |  | Full | - | $\pm 0.004$ | $\pm 0.006$ | dB |

Electrical Specifications $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, R_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | (NOTE 4) <br> TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -3dB Bandwidth | $\mathrm{R}_{\mathrm{S}}=47 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 350 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=29 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | 25 | - | 300 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=16 \Omega, \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF}$ | 25 | - | 220 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=9 \Omega, \mathrm{C}_{\mathrm{L}}=52 \mathrm{pF}$ | 25 | - | 160 | - | MHz |
| $\pm 0.1 \mathrm{~dB}$ Flat Bandwidth | $\mathrm{R}_{\mathrm{S}}=47 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 150 | - | MHz |
|  | $\mathrm{R}_{S}=29 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | 25 | - | 110 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=16 \Omega, \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF}$ | 25 | - | 100 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=9 \Omega, \mathrm{C}_{\mathrm{L}}=52 \mathrm{pF}$ | 25 | - | 70 | - | MHz |
| Input Resistance |  | Full | 200 | 400 | - | k $\Omega$ |
| Input Capacitance |  | Full | - | 1.5 | - | pF |
| Enabled Output Resistance |  | Full | - | 15 | - | $\Omega$ |
| Disabled Output Capacitance | $\mathrm{V}_{\overline{\mathrm{CS}}}=2.0 \mathrm{~V}$ | Full | - | 2.5 | - | pF |
| Differential Gain | 4.43MHz, Note 3 | 25 | - | 0.01 | 0.02 | \% |
| Differential Phase | 4.43MHz, Note 3 | 25 | - | 0.01 | 0.02 | Degrees |
| Off Isolation | $1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} 100 \mathrm{MHz}, \mathrm{V}_{\overline{\mathrm{CS}}}=2.0 \mathrm{~V}$ | Full | - | 70 | - | dB |
| Crosstalk Rejection | $1 \mathrm{~V}_{\text {P-P, }}, 30 \mathrm{MHz}$ | Full | - | 80 | - | dB |
| Slew Rate (1.5V $\mathrm{V}_{\text {P-P, }}+\mathrm{SR} /-\mathrm{SR}$ ) | $\mathrm{R}_{\mathrm{S}}=47 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 1400/1490 | - | V/us |
|  | $\mathrm{R}_{\mathrm{S}}=29 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | 25 | - | 1200/1260 | - | V/us |
|  | $\mathrm{R}_{\mathrm{S}}=16 \Omega, \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF}$ | 25 | - | 870/940 | - | V/us |
|  | $\mathrm{R}_{\mathrm{S}}=9 \Omega, \mathrm{C}_{\mathrm{L}}=52 \mathrm{pF}$ | 25 | - | 750/710 | - | V/us |
| Total Harmonic Distortion (Note 3) |  | Full | - | 0.01 | 0.1 | \% |
| Disabled Output Resistance | $\mathrm{V}_{\overline{\mathrm{CS}}}=2.0 \mathrm{~V}$ | Full | - | 12 | - | $\mathrm{M} \Omega$ |

NOTES:
3. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
4. Units are $100 \%$ tested at $25^{\circ} \mathrm{C}$; guaranteed, but not tested at $0^{\circ} \mathrm{C}$ and $70^{\circ} \mathrm{C}$.

## AC Test Circuit



NOTE: $\mathrm{C}_{\mathrm{L}}=\mathrm{C}_{\mathrm{X}}+$ Test Fixture Capacitance.

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | NOTES |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.3859 | 0.3937 | 9.80 | 10.00 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 |  | BSC | 1.27 |  |
| BSC | - |  |  |  |  |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 16 |  |  | 16 |  |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

