FEATURES
44 V Supply Maximum Ratings
$\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$ Analog Signal Range
Low On Resistance (< $70 \Omega$ )
Low $\Delta \mathbf{R}_{\text {ON }}(9 \Omega$ max)
Low $\mathrm{R}_{\text {ON }}$ Match ( $3 \Omega$ max)
Low Power Dissipation
Fast Switching Times

## $\mathrm{t}_{\mathrm{ON}}<110 \mathrm{~ns}$

$\mathrm{t}_{\mathrm{ofF}}<60 \mathrm{~ns}$
Low Leakage Currents ( 3 nA max)
Low Charge Injection ( 6 pC max)
Break-Before-Make Switching Action
Latch-Up Proof
Plug-In Upgrade for
DG201A/ADG201A, DG202A/ADG202A,
DG211/ADG211A
Plug in Replacement for DG441/DG442/DG444

## APPLICATIONS

Audio and Video Switching
Automatic Test Equipment
Precision Data Acquisition
Battery Powered Systems
Sample Hold Systems
Communication Systems

## GENERAL DESCRIPTION

The ADG441, ADG442 and ADG444 are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced $L^{2}$ MOS process that provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range ensuring good linearity and low distortion when switching audio signals. High switching speed also makes the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.
The ADG441, ADG442 and ADG444 contain four independent SPST switches. Each switch of the ADG441 and ADG444 turns on when a logic low is applied to the appropriate control input. The ADG442 switches are turned on with a logic high on the appropriate control input. The ADG441 and ADG444 switches differ in that the ADG444 requires a 5 V logic power supply which is applied to the $\mathrm{V}_{\mathrm{L}}$ pin. The ADG441 and ADG442 do not have a $V_{L}$ pin, the logic power supply being generated internally by an on-chip voltage generator.

## REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

Each switch conducts equally well in both directions when ON and has an input signal range that extends to the power supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

## PRODUCT HIGHLIGHTS

1. Extended Signal Range

The ADG441/ADG442/ADG444 are fabricated on an enhanced LC $^{2}$ MOS, trench-isolated process, giving an increased signal range that extends to the supply rails.
2. Low Power Dissipation
3. Low $\mathrm{R}_{\mathrm{ON}}$
4. Trench Isolation Guards Against Latch Up

A dielectric trench separates the P and N channel transistors thereby preventing latch up even under severe overvoltage conditions.
5. Break-Before-Make Switching

This prevents channel shorting when the switches are configured as a multiplexer.
6. Single Supply Operation

For applications where the analog signal is unipolar, the ADG441/ADG442/ADG444 can be operated from a single rail power supply. The parts are fully specified with a single +12 V power supply.

## ADG441/ADG442/ADG444-SPECIFICATIONS ${ }^{1}$




## NOTES

${ }^{1}$ Temperature ranges are as follows: B Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; T Versions: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

Single Supply $\left(V_{D D}=+12 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V} \pm 10 \%\right.$ (ADG444), GND $=0 \mathrm{~V}$, unless otherwise noted)

| Parameter | B Version |  | T Version |  | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  |
| ANALOG SWITCH <br> Analog Signal Range $\mathrm{R}_{\mathrm{ON}}$ <br> $\Delta \mathrm{R}_{\mathrm{ON}}$ <br> $\mathrm{R}_{\mathrm{ON}}$ Match | $\begin{aligned} & 70 \\ & 110 \end{aligned}$ | $\begin{aligned} & 0 \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 130 \\ & 4 \\ & 9 \\ & 1 \\ & 3 \end{aligned}$ | $\begin{aligned} & 70 \\ & 110 \end{aligned}$ | $\begin{aligned} & 0 \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 130 \\ & 4 \\ & 9 \\ & 1 \\ & 3 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=+3 \mathrm{~V},+8 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{DD}}=+10.8 \mathrm{~V} \\ & +3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq+8 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{D}}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENT <br> Source OFF Leakage IS (OFF) <br> Drain OFF Leakage $I_{D}(O F F)$ <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.08 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 3 \\ & \pm 3 \\ & \pm 3 \end{aligned}$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.08 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 20 \\ & \pm 20 \\ & \pm 40 \end{aligned}$ | nA typ nA max nA typ nA max nA typ $n A \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+13.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=12.2 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 12.2 \mathrm{~V} \text {; } \\ & \text { Test Circuit } 2 \\ & \mathrm{~V}_{\mathrm{D}}=12.2 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 12.2 \mathrm{~V} \text {; } \\ & \text { Test Circuit } 2 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=12.2 \mathrm{~V} / 1 \mathrm{~V} \text {; } \\ & \text { Test Circuit } 3 \end{aligned}$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ |  | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \\ & \pm 0.00001 \\ & \pm 0.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \\ & \pm 0.00001 \\ & \pm 0.5 \\ & \hline \end{aligned}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $t_{\text {OFF }}$ <br> topen <br> Charge Injection <br> OFF Isolation <br> Channel-to-Channel Crosstalk <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & 105 \\ & 150 \\ & 40 \\ & 60 \\ & 50 \\ & 2 \\ & 6 \\ & 60 \\ & \\ & 100 \\ & 7 \\ & 10 \\ & 16 \end{aligned}$ | 220 100 | 105 <br> 150 <br> 40 <br> 60 <br> 50 <br> 2 <br> 6 <br> 60 <br> 100 <br> 7 <br> 10 <br> 16 | 220 100 | ns typ ns max ns typ ns max ns typ pC typ pC max <br> dB typ <br> dB typ <br> pF typ pF typ pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=+8 \mathrm{~V} ; \mathrm{Testa}^{\text {Circuit }} 4 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=+8 \mathrm{~V} ; \text { Test Circuit }^{2} 4 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \\ & \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \end{aligned}$ <br> Test Circuit 5 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 6 $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ <br> Test Circuit 7 $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ |
| ```POWER REQUIREMENTS I ADG441/ADG442 ADG444 I``` | $\begin{aligned} & 0.001 \\ & 1 \\ & 0.001 \\ & 1 \end{aligned}$ | 80 2.5 2.5 | $\begin{aligned} & 0.001 \\ & 1 \\ & 0.001 \\ & 1 \end{aligned}$ | $\begin{aligned} & 80 \\ & 2.5 \\ & 2.5 \end{aligned}$ | $\mu \mathrm{A} \max$ $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ | $\mathrm{V}_{\mathrm{DD}}=+13.2 \mathrm{~V}$ <br> Digital Inputs $=0 \mathrm{~V}$ or 5 V $\mathrm{V}_{\mathrm{L}}=+5.5 \mathrm{~V}$ |

NOTES
${ }^{1}$ Temperature ranges are as follows: B Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; T Versions: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.
Table I. Truth Table

| ADG441/ADG444 <br> IN | ADG442 <br> IN | Switch <br> Condition |
| :--- | :--- | :--- |
| 0 | 1 | ON |
| 1 | 0 | OFF |


| Model $^{1}$ | Temperature Range | Package Option ${ }^{2}$ |
| :--- | :--- | :--- |
| ADG441BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG441BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-16 \mathrm{~A}$ |
| ADG441TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{Q}-16$ |
| ADG442BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG442BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-16 \mathrm{~A}$ |
| ADG444BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG444BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-16 \mathrm{~A}$ | | NOTES |
| :--- |
| ${ }^{1} \mathrm{~T}$ To order MIL-STD-883, Class B processed parts, add $/ 883 \mathrm{~B}$ to T grade part |
| numbers. |
| ${ }^{2} \mathrm{~N}=$ Plastic DIP, $\mathrm{R}=0.15^{\prime \prime}$ Small Outline IC (SOIC), $\mathrm{Q}=$ Cerdip. |

REV. 0

## ADG441/ADG442/ADG444

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)

or 30 mA , Whichever Occurs First
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . . 30 mA
Peak Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA (Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Max)
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Extended (T Version) . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$
Cerdip Package, Power Dissipation . . . . . . . . . . . . . . 900 mW
$\theta_{\mathrm{IA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . . $76^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering ( 10 sec ) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Plastic Package, Power Dissipation . . . . . . . . . . . . . . . 470 mW
$\theta_{\mathrm{JA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . $177^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering ( 10 sec ) . . . . . . . . . . . . $+260^{\circ} \mathrm{C}$
SOIC Package, Power Dissipation . . . . . . . . . . . . . . . . 600 mW
$\theta_{\mathrm{JA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . $77^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . $+215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+220^{\circ} \mathrm{C}$

## NOTES

${ }^{1}$ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.
${ }^{2}$ Overvoltages at $\mathrm{IN}, \mathrm{S}$ or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

## TERMINOLOGY

| $\mathrm{V}_{\mathrm{DD}}$ | Most Positive Power Supply Potential. <br> Most Negative Power Supply Potential in dual <br> supplies. In single supply applications, it may be <br> connected to ground. |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{SS}}$ | Logic Power Supply (+5 V). <br> Ground (0 V) Reference. |
| $\mathrm{V}_{\mathrm{L}}$ | Source Terminal. May be an input or output. <br> GND |
| S | Drain Terminal. May be an input or output. <br> Logic Control Input. |
| D | Ohmic resistance between D and S. |
| $\mathrm{IN}^{\text {Difference between the R }} \mathrm{ON}$ of any two channels. |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## ADG441/ADG442 PIN CONFIGURATION (DIP/SOIC)



ADG444 PIN CONFIGURATION (DIP/SOIC)

ADG441/ADG442/ADG444

## TRENCH ISOLATION

In the ADG441, ADG442 and ADG444, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, the result being a completely latch-up proof switch.
In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current which, in turn, leads to latch up. With trench isolation, this diode is removed, the result being a latch-up proof switch.
Trench isolation also leads to lower leakage currents. The ADG441, ADG442 and ADG444 have a leakage current of 0.5 nA as compared with a leakage current of several nanoamperes in non-trench isolated switches. Leakage current is an important parameter in sample-and-hold circuits, this current being responsible for the discharge of the holding capacitor with time causing droop. The ADG441/ADG442/ADG444's low leakage current, along with its fast switching speeds, make it suitable for fast and accurate sample-and-hold circuits.


Figure 1. Trench Isolation

## Typical Performance Characteristics



Figure 2. $R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$ : Dual Supply


Figure 3. $R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$ : Single Supply

## ADG441/ADG442/ADG444



Figure 4. $R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures


Figure 5. Leakage Currents as a Function of $V_{S}\left(V_{D}\right)$


Figure 6. Crosstalk and Off Isolation vs. Frequency


Figure 7. Ron as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures


Figure 8. Leakage Currents as a Function of $V_{S}\left(V_{D}\right)$


Figure 9. Charge Injection vs. Source Voltage


Figure 10. Switching Time vs. Bipolar Supply


Figure 11. Switching Time vs. Single Supply

## Test Circuits



Test Circuit 1. On Resistance
Test Circuit 2. Off Leakage
Test Circuit 3. On Leakage


Test Circuit 4. Switching Times

## ADG441／ADG442／ADG444



Test Circuit 5．Charge Injection


Test Circuit 6．Off Isolation


CHANNEL－TO－CHANNEL CROSSTALK $=\mathbf{2 0} \times$ LOG $\left|\mathbf{V}_{\mathbf{S}} \boldsymbol{v}_{\text {OUT }}\right|$
Test Circuit 7．Channel－to－Channel Crosstalk

## OUTLINE DIMENSIONS

Dimensions shown in inches and（mm）．
Plastic DIP（N－16）



Cerdip（Q－16）


## FOR CATALOG

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Option ${ }^{2}$ |
| :--- | :--- | :--- |
| ADG441BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG441BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-16 \mathrm{~A}$ |
| ADG441TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{Q}-16$ |
| ADG442BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG442BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-16 \mathrm{~A}$ |
| ADG444BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG444BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-16 \mathrm{~A}$ |

## NOTES

${ }^{1}$ To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.
${ }^{2} \mathrm{~N}=$ Plastic DIP, $\mathrm{R}=0.15^{\prime \prime}$ Small Outline IC (SOIC), $\mathrm{Q}=$ Cerdip. For outline information see Package Information section.

