## FEATURES

44 V Supply Maximum Ratings
$\mathrm{V}_{\mathrm{ss}}$ to $\mathrm{V}_{\mathrm{DD}}$ Analog Signal Range
Low On Resistance (12 $\Omega$ Typ)
Low $\Delta \mathrm{R}_{\text {ON }}$ ( $\mathbf{3} \boldsymbol{\Omega}$ Max)
Low R ${ }_{\text {oN }}$ Match ( $2.5 \Omega$ Max)
Low Power Dissipation
Fast Switching Times
$t_{\text {ON }}<175$ ns
$\mathrm{t}_{\mathrm{OFF}}<145 \mathrm{~ns}$
Low Leakage Currents (5 nA Max)
Low Charge Injection ( 10 pC )
Break-Before-Make Switching Action

## APPLICATIONS

Audio and Video Switching
Battery Powered Systems
Test Equipment
Communications Systems

## GENERAL DESCRIPTION

The ADG436 is a monolithic CMOS device comprising two independently selectable SPDT switches. It is designed on an $L^{2}$ MOS process which provides low power dissipation yet gives high switching speed and low on resistance.
The on resistance profile is very flat over the full analog input range ensuring good linearity and low distortion when switching audio signals. High switching speed also makes the part suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the part ideally suited for portable and battery powered instruments.
Each switch conducts equally well in both directions when ON and has an input signal range which extends to the power supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

## REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. Extended Signal Range

The ADG436 is fabricated on an enhanced LC $^{2}$ MOS process, giving an increased signal range which extends to the supply rails.
2. Low Power Dissipation
3. Low $\mathrm{R}_{\mathrm{ON}}$
4. Single Supply Operation

For applications where the analog signal is unipolar, the ADG436 can be operated from a single rail power supply.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com

## ADG436-SPECIFICATIONS ${ }^{1}$

Dual Supply ( $\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}, \mathrm{v}_{S S}=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | Units | Test Conditions/ Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range $\mathrm{R}_{\mathrm{ON}}$ $\Delta \mathrm{R}_{\mathrm{ON}}$ $\mathrm{R}_{\mathrm{ON}}$ Match | 12 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 25 \\ & 3 \\ & 2.5 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=-5 \mathrm{~V}, 5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage IS (OFF) <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.005 \\ & \pm 0.25 \\ & \pm 0.05 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 5 \\ & \pm 5 \end{aligned}$ | nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}= \pm 15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 15.5 \mathrm{~V} \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 15.5 \mathrm{~V}$ <br> Test Circuit 3 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\mathrm{INH}}$ |  | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \\ & \pm 0.005 \\ & \pm 0.5 \end{aligned}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\text {OFF }}$ <br> Break-Before-Make Delay, topen <br> Charge Injection <br> OFF Isolation <br> Channel-to-Channel Crosstalk <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | 70 60 10 10 72 90 10 30 | $\begin{aligned} & 125 \\ & 120 \end{aligned}$ | ns typ ns max ns typ ns max ns min pC typ dB typ dB typ pF typ pF typ |  |
| ```POWER REQUIREMENTS \(\mathrm{I}_{\mathrm{DD}}\) \(\mathrm{I}_{\mathrm{SS}}\) \(\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}\)``` | $\begin{aligned} & 0.05 \\ & 0.01 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 5 \\ & \pm 3 / \pm 20 \end{aligned}$ | mA typ <br> mA max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ <br> $\mathrm{V} \min / \mathrm{V} \max$ | Digital Inputs $=0 \mathrm{~V}$ or 5 V $\left\|\mathrm{V}_{\mathrm{DD}}\right\|=\left\|\mathrm{V}_{\mathrm{SS}}\right\|$ |

## NOTES

${ }^{1}$ Temperature range is as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

ADG436
Single Supply ( $\mathrm{V}_{\mathrm{OD}}=+12 \mathrm{v}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{v}, \mathrm{ano}=\mathrm{ov}$, unless otherwise noted $)$

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | Units | Test Conditions/ Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range $\mathrm{R}_{\mathrm{ON}}$ <br> $\mathrm{R}_{\mathrm{ON}}$ Match | 20 | $\begin{aligned} & 0 \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 40 \\ & 2.5 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ max | $\mathrm{V}_{\mathrm{D}}=+1 \mathrm{~V},+10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage IS (OFF) <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.005 \\ & \pm 0.25 \\ & \pm 0.05 \\ & \pm 4 \end{aligned}$ | $\begin{aligned} & \pm 5 \\ & \pm 5 \end{aligned}$ | nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+13.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=12.2 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{s}}=1 \mathrm{~V} / 12.2 \mathrm{~V} \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=12.2 \mathrm{~V} / 1 \mathrm{~V}$ <br> Test Circuit 3 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, VINL Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ |  | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \\ & \pm 0.005 \\ & \pm 0.5 \end{aligned}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\mathrm{OFF}}$ <br> Break-Before-Make Delay, topen <br> Charge Injection <br> OFF Isolation <br> Channel-to-Channel Crosstalk <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | 100 90 10 10 72 90 10 30 | $\begin{aligned} & 200 \\ & 180 \end{aligned}$ | ns typ ns max ns typ ns max ns typ pC typ dB typ dB typ pF typ pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=+8 \mathrm{~V} ; \text { Test Circuit } 4^{\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ;} \\ & \mathrm{V}_{\mathrm{S}}=+8 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} ; \text { Test Circuit } 5 \\ & \mathrm{~V}_{\mathrm{D}}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{D}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{nF} ; \\ & \mathrm{Test} \mathrm{Circuit} 6^{\mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ;} \\ & \mathrm{V}_{\mathrm{S}}=1.15 \mathrm{~V} \mathrm{rms;} \mathrm{Test} \mathrm{Circuit} 7 \\ & \mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ; \\ & \mathrm{V}_{\mathrm{S}}=1.15 \mathrm{~V} \mathrm{rms}, \text { Test Circuit } 8 \end{aligned}$ |
| POWER REQUIREMENTS <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{V}_{\mathrm{DD}}$ | 0.05 | $\begin{aligned} & 0.35 \\ & +3 /+30 \end{aligned}$ | mA typ <br> mA max <br> $\mathrm{V} \min / \mathrm{V} \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+13.5 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature range is as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ |  |
| :---: | :---: |
| ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted) |  |
| $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ | +44 V |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | -0.3 V to +30 V |
| $\mathrm{V}_{\text {SS }}$ to GND | +0.3 V to -30 V |
| Analog, Digital Inputs ${ }^{2} \ldots \ldots \ldots \ldots$ | $-2 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+2 \mathrm{~V}$ <br> ichever occurs first |
| Continuous Current, S or D | 20 mA |
| Peak Current, S or D | 40 mA |
| (Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle max) |  |
| Operating Temperature Range |  |
| Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Plastic DIP Package |  |
| $\theta_{\mathrm{JA}}$, Thermal Impedance | $117^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering (10 sec) | . $+260^{\circ} \mathrm{C}$ |

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +44 V
$V_{D D}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +30 V
Vs to GND . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to -30 V
Analog, Digital Inputs ${ }^{2} \ldots \ldots \mathrm{~V}_{\mathrm{SS}}-2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+2 \mathrm{~V}$ or 20 mA , whichever occurs first
Continuous Current, S or D ......................... . 20 mA
Peak Current, S or D 40 mA
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle max)
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
torage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$
ackage

Lead Temperature, Soldering (10 sec) . . . . . . . . . . $+260^{\circ} \mathrm{C}$

[^0]
## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG436 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

Table I. Truth Table

| Logic | Switch A | Switch B |
| :--- | :--- | :--- |
| 0 | OFF | ON |
| 1 | ON | OFF |

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Descriptions | Package <br> Options |
| :--- | :--- | :--- | :--- |
| ADG436BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | $\mathrm{N}-16$ |
| ADG436BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $0.15^{\prime \prime}$ SOIC | $\mathrm{R}-16 \mathrm{~A}$ |

## TERMINOLOGY



## PIN CONFIGURATION <br> (DIP/SOIC)



## ADG436-Typical Performance Characteristics



Figure 1. $R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$ : Dual Supply


Figure 4. $R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures: Single Supply


Figure 7. $I_{S}(O N)$ Leakage Current as a Function of $V_{D}\left(V_{S}\right)$ : Dual Supply


Figure 2. $R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$ : Single Power Supply


Figure 5. $I_{D}(O N)$ Leakage Current as a Function of $V_{D}\left(V_{S}\right)$ : Dual Supply


Figure 8. Switching Time as a Function of $V_{D}\left(V_{S}\right)$ : Dual Supply


Figure 3. $R_{O N}$ as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures: Dual Supply


Figure 6. Is (OFF) Leakage Current as a Function of $V_{D}\left(V_{S}\right)$ : Dual Supply


Figure 9. $I_{D D}$ as a Function of Switching Frequency: Dual Supply

# Test Circuits-ADG436 



Test Circuit 1. On Resistance

Test Circuit 4. Switching Times


Test Circuit 5. Break-Before-Make Delay, $t_{\text {OPEN }}$

Test Circuit 3. On Leakage



Test Circuit 7. Off Isolation

## ADG436

## APPLICATIONS INFORMATION

## ADG436 Supply Voltages

The ADG436 can operate from a dual or single supply． $\mathrm{V}_{\text {SS }}$ should be connected to GND when operating with a single supply．When using a dual supply，the ADG436 can also operate with unbal－ anced supplies，for example $V_{D D}=20 \mathrm{~V}$ and $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$ ．The only restrictions are that $\mathrm{V}_{\mathrm{DD}}$ to GND must not exceed 30 V ， $\mathrm{V}_{\text {Ss }}$ to GND must not drop below -30 V and $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ must not exceed +44 V ．It is important to remember that the ADG436 supply voltage directly affects the input signal range，the switch ON resistance and the switching times of the part．The effects of the power supplies on these characteristics can be clearly seen from the characteristic curves in this data sheet．

## Power－Supply Sequencing

When using CMOS devices，care must be taken to ensure correct power－supply sequencing．Incorrect power－supply sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet．Always sequence $V_{D D}$ on first followed by $\mathrm{V}_{\text {SS }}$ and the logic signals．An external signal can then be safely presented to the source or drain of the switch．

OUTLINE DIMENSIONS
Dimensions are shown in inches and（mm）．



[^0]:    SOIC Package
    $\theta_{\mathrm{JA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . $77^{\circ} \mathrm{C} / \mathrm{W}$
    Lead Temperature, Soldering
    Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . $+215^{\circ} \mathrm{C}$
    Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . $+220^{\circ} \mathrm{C}$

    ## NOTES

    ${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time
    ${ }^{2}$ Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

