

Dual SPDT Switch


ADG436

FEATURES

44 V Supply Maximum Ratings V_{SS} to V_{DD} Analog Signal Range Low On Resistance (12 Ω Typ) Low ΔR_{ON} (3 Ω Max) Low R_{ON} Match (2.5 Ω Max) Low Power Dissipation Fast Switching Times t_{ON} < 175 ns t_{OFF} < 145 ns Low Leakage Currents (5 nA Max) Low Charge Injection (10 pC) Break-Before-Make Switching Action

APPLICATIONS
Audio and Video Switching
Battery Powered Systems
Test Equipment
Communications Systems

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG436 is a monolithic CMOS device comprising two independently selectable SPDT switches. It is designed on an LC²MOS process which provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range ensuring good linearity and low distortion when switching audio signals. High switching speed also makes the part suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the part ideally suited for portable and battery powered instruments.

Each switch conducts equally well in both directions when ON and has an input signal range which extends to the power supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

PRODUCT HIGHLIGHTS

- Extended Signal Range
 The ADG436 is fabricated on an enhanced LC²MOS process, giving an increased signal range which extends to the supply rails.
- 2. Low Power Dissipation
- 3. Low RON
- 4. Single Supply Operation

 For applications where the analog signal is unipolar, the ADG436 can be operated from a single rail power supply.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 1998

ADG436-SPECIFICATIONS1

Dual Supply $(V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, GND = 0 \text{ V}, unless otherwise noted})$

| Parameter | +25°C | -40°C to +85°C | Units | Test Conditions/ Comments |
|--|--------|----------------------------|---------------------------|--|
| ANALOG SWITCH | | | | |
| Analog Signal Range R _{ON} | 12 | $ m V_{SS}$ to $ m V_{DD}$ | V Ω typ | $V_D = \pm 10 \text{ V}, I_S = -1 \text{ mA}$ |
| NON | 12 | 25 | Ω max | ν _D - ± 10 ν, 1 _S 1 mA |
| $\Delta R_{ m ON}$ | 1 | | Ω typ | $V_D = -5 \text{ V}, 5 \text{ V}, I_S = -10 \text{ mA}$ |
| D. Matak | 1 | 3 | Ω max | $V_D = \pm 10 \text{ V}, I_S = -10 \text{ mA}$ |
| R _{ON} Match | 1 | 2.5 | Ω typ Ω max | $V_{\rm D} = \pm 10 \text{ V}, I_{\rm S} = -10 \text{ mA}$ |
| LEAKAGE CURRENTS | | | | $V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ |
| Source OFF Leakage I _S (OFF) | ±0.005 | | nA typ | $V_D = \pm 15.5 \text{ V}, V_S = \pm 15.5 \text{ V}$ |
| | ±0.25 | ±5 | nA max | Test Circuit 2 |
| Channel ON Leakage I _D , I _S (ON) | ±0.05 | 1.5 | nA typ | $V_S = V_D = \pm 15.5 \text{ V}$ Test Circuit 3 |
| | ±0.4 | ±5 | nA max | Test Circuit 3 |
| DIGITAL INPUTS | | 2.4 | *** | |
| Input High Voltage, V _{INH} Input Low Voltage, V _{INL} | | 2.4 0.8 | V min V max | |
| Input Corrent | | 0.6 | Villax | |
| I _{INL} or I _{INH} | | ±0.005 | μA typ | $V_{IN} = 0 \text{ V or } V_{DD}$ |
| | | ±0.5 | μA max | |
| DYNAMIC CHARACTERISTICS ² | | | | |
| t_{ON} | 70 | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$; |
| | | 125 | ns max | $V_S = \pm 10 \text{ V}$; Test Circuit 4 |
| t_{OFF} | 60 | 120 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$; |
| Break-Before-Make Delay, t _{OPEN} | 10 | 120 | ns max ns min | $V_S = \pm 10 \text{ V}$; Test Circuit 4 $R_L = 300 \Omega$, $C_L = 35 \text{ pF}$; |
| Break-Beloite-Make Belay, topen | 10 | | 115 111111 | $V_S = +5 \text{ V}$; Test Circuit 5 |
| Charge Injection | 10 | | pC typ | $V_D = 0 \text{ V}, R_D = 0 \Omega, C_L = 10 \text{ nF};$ |
| | | | | Test Circuit 6 |
| OFF Isolation | 72 | | dB typ | $R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; |
| Channel-to-Channel Crosstalk | 90 | | dP two | $V_S = 2.3 \text{ V rms}$, Test Circuit 7 $R_L = 75 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; |
| Chamier-to-Chamier Crosstark | 90 | | dB typ | $V_S = 2.3 \text{ V rms}$, Test Circuit 8 |
| C_{S} (OFF) | 10 | | pF typ | 73 213 7 11115, 1 651 611 611 6 |
| $C_D, C_S(ON)$ | 30 | | pF typ | |
| POWER REQUIREMENTS | | | | |
| I_{DD} | 0.05 | | mA typ | Digital Inputs = 0 V or 5 V |
| | | 0.35 | mA max | |
| I_{SS} | 0.01 | 5 | μA typ | |
| $ m V_{DD}/ m V_{SS}$ | 1 | $\pm 3/\pm 20$ | μA max V min/V max | $ V_{DD} = V_{SS} $ |
| NOTES | 1 | | , 111111 , 1111111 | 1, 22 |

Specifications subject to change without notice.

NOTES

Temperature range is as follows: B Version, -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Single Supply ($V_{DD} = +12 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, \text{ unless otherwise noted}$)

| Parameter | +25°C | -40°C to +85°C | Units | Test Conditions/ Comments |
|--|--------|--------------------------|-------------------|---|
| ANALOG SWITCH | | | | |
| Analog Signal Range | | 0 to V_{DD} | V | |
| R_{ON} | 20 | | Ω typ | $V_D = +1 \text{ V}, +10 \text{ V}, I_S = -1 \text{ mA}$ |
| | | 40 | Ω max | |
| R _{ON} Match | | 2.5 | Ω max | |
| LEAKAGE CURRENTS | | | | $V_{\rm DD} = +13.2 \text{ V}$ |
| Source OFF Leakage I _S (OFF) | ±0.005 | | nA typ | $V_D = 12.2 \text{ V/1 V}, V_S = 1 \text{ V/12.2 V}$ |
| | ±0.25 | ±5 | nA max | Test Circuit 2 |
| Channel ON Leakage ID, IS (ON) | ±0.05 | | nA typ | $V_S = V_D = 12.2 \text{ V/1 V}$ |
| | ±4 | ±5 | nA max | Test Circuit 3 |
| DIGITAL INPUTS | | | | |
| Input High Voltage, V _{INH} | | 2.4 | V min | |
| Input Low Voltage, V _{INL} | | 0.8 | V max | |
| Input Current | | | | |
| I _{INL} or I _{INH} | | ±0.005 | μA typ | $V_{IN} = 0 \text{ V or } V_{DD}$ |
| | | ±0.5 | μA max | |
| DYNAMIC CHARACTERISTICS ² | | | | |
| t_{ON} | 100 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF;$ |
| | | 200 | ns max | $V_S = +8 \text{ V}$; Test Circuit 4 |
| t_{OFF} | 90 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF;$ |
| | | 180 | ns max | $V_S = +8 \text{ V}$; Test Circuit 4 |
| Break-Before-Make Delay, t _{OPEN} | 10 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF;$ |
| | | | _ | $V_S = +5 V$; Test Circuit 5 |
| Charge Injection | 10 | | pC typ | $V_D = 6 \text{ V}, R_D = 0 \Omega, C_L = 10 \text{ nF};$ |
| OPP I I | | | 150 | Test Circuit 6 |
| OFF Isolation | 72 | | dB typ | $R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; |
| Channel-to-Channel Crosstalk | 90 | | dP two | $V_S = 1.15 \text{ V rms}$; Test Circuit 7 $R_L = 75 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; |
| Chamier-to-Chamier Crosstark | 90 | | dB typ | $V_S = 1.15 \text{ V rms}$, Test Circuit 8 |
| C_{S} (OFF) | 10 | | pF typ | vs = 1.15 v ims, rest chedit o |
| C_D , C_S (ON) | 30 | | pF typ | |
| | | | r or | V - +12 5 V |
| POWER REQUIREMENTS | 0.05 | | mA typ | V_{DD} = +13.5 V Digital Inputs = 0 V or 5 V |
| ${ m I}_{ m DD}$ | 0.05 | 0.35 | mA max | Digital Inputs – 0 v of 5 v |
| $ m V_{DD}$ | | +3/+30 | V min/V max | |
| עע י | | 1 3, 1 30 | V 111111/ V 1110A | |

Specifications subject to change without notice.

NOTES 1 Temperature range is as follows: B Version, -40° C to $+85^{\circ}$ C.

²Guaranteed by design, not subject to production test.

ADG436

ABSOLUTE MAXIMUM RATINGS¹

| THE COLUMN THE THE THE COLUMN THE |
|--|
| $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ |
| V_{DD} to V_{SS} +44 V |
| V_{DD} to GND |
| V_{SS} to GND +0.3 V to -30 V |
| Analog, Digital Inputs ² V_{SS} – 2 V to V_{DD} + 2 V |
| or 20 mA, whichever occurs first |
| Continuous Current, S or D |
| Peak Current, S or D 40 mA |
| (Pulsed at 1 ms, 10% Duty Cycle max) |
| Operating Temperature Range |
| Industrial (B Version)40°C to +85°C |
| Storage Temperature Range65°C to +125°C |
| Junction Temperature +150°C |
| Plastic DIP Package |
| θ_{IA} , Thermal Impedance |
| Lead Temperature, Soldering (10 sec) +260°C |

| Lead Temperature, Soldering | |
|-----------------------------|------|
| Vapor Phase (60 sec) +2 | 15°C |
| Infrared (15 sec)+22 | 20°C |

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG436 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table I. Truth Table

| Logic | Switch A | Switch B |
|-------|----------|----------|
| 0 | OFF | ON |
| 1 | ON | OFF |

ORDERING GUIDE


| Temperature Range | | Package Descriptions | Package Options |
|-------------------|------------------------------------|-------------------------|--------------------|
| ADG436BN | -40°C to +85°C | Plastic DIP | N-16 |
| ADG436BR | -40° C to $+85^{\circ}$ C | 0.15" SOIC | R-16A |

ADG436

TERMINOLOGY

| $\overline{V_{DD}}$ | Most positive power supply potential. | t _{OFF} | Delay between applying the digital control | |
|---|---|-----------------------|---|--|
| V_{SS} | Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground. | t _{OPEN} | input and the output switching off. Break-before-make delay when switches are configured as a multiplexer. | |
| GND | Ground (0 V) reference. | V_{INL} | Maximum input voltage for Logic "0." | |
| S | Source terminal. May be an input or output. | V_{INH} | Minimum input voltage for Logic "1." | |
| D | Drain terminal. May be an input or output. | I_{INL} (I_{INH}) | Input current of the digital input. | |
| IN | Logic control input. | Crosstalk | A measure of unwanted signal that is coupled | |
| R_{ON} | Ohmic resistance between D and S. | | through from one channel to another as a result | |
| ΔR_{ON} | R _{ON} variation due to a change in the analog input voltage with a constant load current. | Off Isolation | of parasitic capacitance. A measure of unwanted signal coupling through an "OFF" switch. | |
| R _{ON} Match I _S (OFF) I _D , I _S (ON) | Difference between the R _{ON} of any two channels. Source leakage current with the switch "OFF." Channel leakage current with the switch "ON." | Charge Injection | A measure of the glitch impulse transferred from the digital input to the analog output during switching. | |
| $V_{D}(V_{S})$ | Analog voltage on terminals D, S. | I_{DD} | Positive supply current. | |
| C_{S} (OFF) | "OFF" switch source capacitance. | I_{SS} | Negative supply current. | |
| C_D , C_S (ON) | "ON" switch capacitance. | | | |
| t_{ON} | Delay between applying the digital control input and the output switching on. | | | |

PIN CONFIGURATION (DIP/SOIC)



REV. A -5-

ADG436—Typical Performance Characteristics




Figure 1. R_{ON} as a Function of V_D (V_S): Dual Supply




Figure 2. R_{ON} as a Function of V_D (V_S): Single Power Supply




Figure 3. R_{ON} as a Function of V_D (V_S) for Different Temperatures: Dual Supply




Figure 4. R_{ON} as a Function of V_D (V_S) for Different Temperatures: Single Supply




Figure 5. I_D (ON) Leakage Current as a Function of V_D (V_S): Dual Supply




Figure 6. I_S (OFF) Leakage Current as a Function of V_D (V_S): Dual Supply




Figure 7. I_S (ON) Leakage Current as a Function of V_D (V_S): Dual Supply




Figure 8. Switching Time as a Function of V_D (V_S): Dual Supply





Figure 9. I_{DD} as a Function of Switching Frequency: Dual Supply

Test Circuits—ADG436



Test Circuit 8. Channel-to-Channel Crosstalk

Test Circuit 7. Off Isolation

ADG436

APPLICATIONS INFORMATION

ADG436 Supply Voltages


The ADG436 can operate from a dual or single supply. V_{SS} should be connected to GND when operating with a single supply. When using a dual supply, the ADG436 can also operate with unbalanced supplies, for example V_{DD} = 20 V and V_{SS} = –5 V. The only restrictions are that V_{DD} to GND must not exceed 30 V, V_{SS} to GND must not drop below –30 V and V_{DD} to V_{SS} must not exceed +44 V. It is important to remember that the ADG436 supply voltage directly affects the input signal range, the switch ON resistance and the switching times of the part. The effects of the power supplies on these characteristics can be clearly seen from the characteristic curves in this data sheet.

Power-Supply Sequencing

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet. Always sequence $V_{\rm DD}$ on first followed by $V_{\rm SS}$ and the logic signals. An external signal can then be safely presented to the source or drain of the switch.

OUTLINE DIMENSIONS

Dimensions are shown in inches and (mm).



16-Lead Narrow Body SOIC (R-16A)

