

# CMOS 3 V/5 V, Wide Bandwidth Quad 2:1 Mux

#### **FEATURES**

Low Insertion Loss and On Resistance: 4  $\Omega$  Typical On-Resistance Flatness <2  $\Omega$ Bandwidth >200 MHz Single 3 V/5 V Supply Operation Rail-to-Rail Operation Very Low Distortion: <1% Low Quiescent Supply Current (100 nA Typical) Fast Switching Times  $t_{ON}$  10 ns  $t_{OFF}$  4 ns TTL/CMOS Compatible

APPLICATIONS 10/100 Base-TX/T4 100VG-AnyLAN Token Ring 4 Mbps/16 Mbps ATM25/155 NIC Adapter and Hubs Audio and Video Switching Relay Replacement

#### **GENERAL DESCRIPTION**

The ADG774 is a monolithic CMOS device comprising four 2:1 multiplexer/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet gives high switching speed and low on resistance. The on-resistance variation is typically less than 0.5  $\Omega$  with an input signal ranging from 0 V to 5 V.


The bandwidth of the ADG774 is greater than 200 MHz and this, coupled with low distortion (typically 0.5%), makes the part suitable for switching fast ethernet signals.

The on-resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed, coupled with high signal bandwidth, also makes the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.

The ADG774 operates from a single 3.3 V/5 V supply and is TTL logic compatible. The control logic for each switch is shown in the Truth Table.

### FUNCTIONAL BLOCK DIAGRAM

**ADG774** 



These switches conduct equally well in both directions when ON, and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG774 switches exhibit break-before-make switching action.

#### **PRODUCT HIGHLIGHTS**

1. Wide bandwidth data rates >200 MHz.

- 2. Ultralow Power Dissipation.
- Extended Signal Range. The ADG774 is fabricated on a CMOS process giving an increased signal range that fully extends to the supply rails.
- 4. Low leakage over temperature.
- Break-Before-Make Switching. This prevents channel shorting when the switches are configured as a multiplexer.
- 6. Crosstalk is typically -70 dB @ 30 MHz.
- 7. Off isolation is typically -60 dB @ 10 MHz.

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

# **ADG774–SPECIFICATIONS**

**SINGLE SUPPLY** ( $V_{DD} = +5 V \pm 10\%$ , GND = 0 V. All specifications T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted.)

Parameter	+25°C	3 Version T <sub>MIN</sub> to T <sub>MAX</sub>	Units	Test Conditions/Comments
ANALOG SWITCH		- MAX		
Analog Signal Range		0 V to V <sub>DD</sub>	v	
On Resistance (R <sub>ON</sub> )	2.2	o v to v DD	Ω typ	$V_D = 0$ V to $V_{DD}$ , $I_S = -10$ mA
On Resistance (RON)	2.2	5	$\Omega$ max	$v_D = 0$ v to $v_{DD}$ , is $= 10$ mm
On Resistance Match Between		2		
Channels ( $\Delta R_{ON}$ )	0.15		Ω typ	$V_D = 0$ V to $V_{DD}$ , $I_S = -10$ mA
		0.5	$\Omega$ max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.5		Ω typ	$V_D = 0$ V to $V_{DD}$ ; $I_S = -1$ mA
		1	$\Omega$ max	
LEAKAGE CURRENTS				
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_D = 4.5 V, V_S = 1 V; V_D = 1 V, V_S = 4.5 V;$
	$\pm 0.5$	$\pm 1$	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$		nA typ	$V_D = 4.5 \text{ V}, V_S = 1 \text{ V}; V_D = 1 \text{ V}, V_S = 4.5 \text{ V};$
	$\pm 0.5$	$\pm 1$	nA max	Test Circuit 2
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.01$		nA typ	$V_D = V_S = 4.5 V$ ; $V_D = V_S = 1 V$ ; Test Circuit 3
	±0.5	$\pm 1$	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current		0.0	, mun	
I <sub>INL</sub> or I <sub>INH</sub>	0.001		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.5$	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>on</sub>		10	ns typ	$R_{\rm L} = 100 \ \Omega, C_{\rm L} = 35 \ \rm pF,$
-ON		20	ns max	$V_8 = +3 V$ ; Test Circuit 4
t <sub>OFF</sub>		4	ns typ	$R_{\rm L} = 100 \ \Omega, C_{\rm L} = 35 \ {\rm pF},$
011		8	ns max	$V_8 = +3$ V; Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub>		5	ns typ	$R_{\rm L} = 100 \Omega, C_{\rm L} = 35 \mathrm{pF},$
		1	ns min	$V_{S1} = V_{S2} = +5$ V; Test Circuit 5
Off Isolation		-65	dB typ	$R_L = 100 \Omega$ , f = 10 MHz; Test Circuit 7
Channel-to-Channel Crosstalk		-75	dB typ	$R_L = 100 \Omega$ , f = 10 MHz; Test Circuit 8
Bandwidth –3 dB		240	MHz typ	$R_L = 100 \Omega$ ; Test Circuit 6
Distortion		0.5	% typ	$R_L = 100 \Omega$
Charge Injection		10	pC typ	$C_L = 1 \text{ nF}$ ; Test Circuit 9
C <sub>s</sub> (OFF)		10	pF typ	f = 1  kHz
C <sub>D</sub> (OFF)		20	pF typ	f = 1  kHz
$C_{\rm D}, C_{\rm S} ({\rm ON})$		30	pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD}$ = +5.5 V Digital Inputs = 0 V or $V_{DD}$
I <sub>DD</sub>		1	µA max	
-עע	0.001	•	μA typ	
I <sub>IN</sub>	0.001	1	μA typ	$V_{IN} = +5 V$
I <sub>N</sub> I <sub>O</sub>	1	100	mA max	$V_{IN} = 10$ V $V_S/V_D = 0$ V

NOTES <sup>1</sup>Temperature ranges are as follows: B Version, -40°C to +85°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# **SINGLE SUPPLY** ( $V_{DD} = +3 V \pm 10\%$ , GND = 0 V. All specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise noted.)

	B Version T <sub>MIN</sub> to				
Parameter	+25°C	T <sub>MAX</sub>	Units	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$	V		
On Resistance (R <sub>ON</sub> )	4		Ω typ	$V_D = 0$ V to $V_{DD}$ , $I_S = -10$ mA	
		8	$\Omega$ max		
On Resistance Match Between					
Channels ( $\Delta R_{ON}$ )	0.15		Ω typ	$V_D = 0$ V to $V_{DD}$ , $I_S = -10$ mA	
		0.5	$\Omega$ max		
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	2		Ω typ	$V_D = 0$ V to $V_{DD}$ , $I_S = -10$ mA	
( )/		4	$\Omega$ max		
LEAKAGE CURRENTS					
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_{\rm D} = 3 \text{ V}, V_{\rm S} = 1 \text{ V}; V_{\rm D} = 1 \text{ V}, V_{\rm S} = 3 \text{ V};$	
Source OFT Leakage IS (OFT)	$\pm 0.01$ $\pm 0.5$	$\pm 1$	nA typ	$v_D = 5 v_1 v_2 = 1 v_1 v_2 = 1 v_1 v_3 = 5 v_1$ Test Circuit 2	
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.5$ $\pm 0.01$	<u> </u>	nA max	$V_{\rm D} = 3 \text{ V}, \text{ V}_{\rm S} = 1 \text{ V}; \text{ V}_{\rm D} = 1 \text{ V}, \text{ V}_{\rm S} = 3 \text{ V};$	
Drain OFF Leakage ID (OFF)	$\pm 0.01$ $\pm 0.5$	$\pm 1$	nA typ	Test Circuit 2	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01$	$\pm 1$	nA typ	$V_D = V_S = 3 V; V_D = V_S = 1 V;$ Test Circuit 3	
Chamiler ON Leakage ID, IS (ON)	$\pm 0.01$ $\pm 0.5$	$\pm 1$	nA typ	$v_{\rm D} = v_{\rm S} = 5 v$ , $v_{\rm D} = v_{\rm S} = 1 v$ , rest circuit s	
	±0.5	<u> </u>	Intinax		
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0	V min		
Input Low Voltage, V <sub>INL</sub>		0.4	V max		
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.001		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$	
		±0.5	μA max		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>ON</sub>		12	ns typ	$R_{\rm L} = 100 \ \Omega, C_{\rm L} = 35 \ \rm pF,$	
		25	ns max	$V_8 = +1.5$ V; Test Circuit 4	
t <sub>OFF</sub>		5	ns typ	$R_{\rm L} = 100 \Omega, C_{\rm L} = 35 \mathrm{pF},$	
		10	ns max	$V_s = +1.5$ V; Test Circuit 4	
Break-Before-Make Time Delay, t <sub>D</sub>		5	ns typ	$R_{\rm L} = 100 \ \Omega, C_{\rm L} = 35 \ \rm pF,$	
		1	ns min	$V_{S1} = V_{S2} = 3 \overline{V}$ ; Test Circuit 5	
Off Isolation		-65	dB typ	$R_L = 50 \Omega$ , f = 10 MHz; Test Circuit 7	
Channel-to-Channel Crosstalk		-75	dB typ	$R_{\rm L} = 50 \Omega$ , f = 10 MHz; Test Circuit 8	
Bandwidth –3 dB		240	MHz typ	$R_{\rm L} = 50 \Omega$ ; Test Circuit 6	
Distortion		2	% typ	$R_{\rm L} = 50 \ \Omega$	
Charge Injection		3	pC typ	$C_{L} = 1 \text{ nF}$ ; Test Circuit 9	
$C_{s}(OFF)$		10	pF typ	f = 1  kHz	
$C_{\rm D}$ (OFF)		20	pF typ	f = 1  kHz	
$C_{\rm D}, C_{\rm S}$ (ON)		30	pF typ	f = 1 MHz	
POWER REQUIREMENTS				V <sub>DD</sub> = +3.3 V	
				Digital Inputs = 0 V or $V_{DD}$	
I <sub>DD</sub>		1	μA max		
	0.001		μA typ		
I <sub>IN</sub>		1	μA typ	$V_{IN} = +3 V$	
	1	100	mA max	$V_{\rm S}/V_{\rm D} = 0 \text{ V}$	

NOTES

<sup>1</sup>Temperature ranges are as follows: B Version, -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

### Table I. Truth Table

EN	IN	<b>D</b> 1	D2	D3	<b>D</b> 4	Function
1	Х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	DISABLE
0	0	S1A	S2A	S3A	S4A	IN = 0
0	1	S1B	S2B	S3B	S4B	IN = 1

# ADG774

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C)$	unless	otherwise	noted)

(T <sub>A</sub> = +2) of unless otherwise noted)
$V_{DD}$ to GND
30 mA, Whichever Occurs First
Continuous Current, S or D 100 mA
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range
Junction Temperature
SOIC Package, Power Dissipation
$\theta_{JA}$ Thermal Impedance 100°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) +215°C
Infrared (15 sec) +220°C
QSOP Package, Power Dissipation
θ <sub>IA</sub> Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec) +215°C
Infrared (15 sec) +220°C
ESD 2 kV

NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

### PIN CONFIGURATION (SOIC/QSOP)

IN 1 S1A 2 S1B 3 D1 4 S2A 5 S2B 6 D2 7 GND 8	ADG774	15 14 13 12 11	V <sub>DD</sub> EN S4A S4B D4 S3A S3B D3
GND 8		9	D3

### TERMINOLOGY

V <sub>DD</sub>	Most Positive Power Supply Potential.
GND	Ground (0 V) Reference.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input.
ĒN	Logic Control Input.
R <sub>ON</sub>	Ohmic resistance between D and S.
$\Delta R_{\rm ON}$	On Resistance match between any two channels i.e., $R_{ON} \max - R_{ON} \min$ .
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source Leakage Current with the switch "OFF."
I <sub>D</sub> (OFF)	Drain Leakage Current with the switch "OFF."
$I_D, I_S (ON)$	Channel Leakage Current with the switch "ON."
$V_{\rm D}(V_{\rm S})$	Analog Voltage on Terminals D, S.
C <sub>S</sub> (OFF)	"OFF" Switch Source Capacitance.
C <sub>D</sub> (OFF)	"OFF" Switch Drain Capacitance.
$C_D, C_S(ON)$	"ON" Switch Capacitance.
t <sub>ON</sub>	Delay between applying the digital control input and the output switching on. See Test Circuit 4.
t <sub>OFF</sub>	Delay between applying the digital control input and the output switching Off.
t <sub>D</sub>	"OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. See Test Circuit 5.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Bandwidth	Frequency response of the switch in the ON state measured at 3 dB down.
Distortion	$R_{FLAT(ON)}/R_L$
-	1

#### **ORDERING GUIDE**

Model	Temperature Range	Package Descriptions	Package Options
ADG774BR	$-40^{\circ}$ C to +85°C	R = 0.15" Small Outline IC (SOIC)	R-16A
ADG774BRO	-40°C to +85°C	RO = 0.15" Quarter Size Outline Package (OSOP)	RO-16

### CAUTION \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG774 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# **Typical Performance Characteristics–ADG774**




Figure 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Various Single Supplies




Figure 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures with 5 V Single Supplies




Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures with 3 V Single Supplies




Figure 4. On Response vs. Frequency




Figure 5. Off Isolation vs. Frequency




Figure 6. Crosstalk vs. Frequency




Figure 7. Charge Injection vs. Source Voltage




Figure 8. Full Duplex Transceiver




Figure 9. Loop Back






Figure 10. Line Termination




Figure 11. Line Clamp

# **Test Circuits**









Test Circuit 1. On Resistance

Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay





Test Circuit 6. Bandwidth



Test Circuit 7. Off Isolation








Test Circuit 9. Charge Injection

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



16-Lead SOIC

