CMOS Low Voltage $2.5 \Omega$ SPDT Switch In SC70 Package

## FEATURES

1.8 V to 5.5 V Single Supply
$5 \Omega$ (Max) On Resistance
$0.75 \Omega$ (Typ) On-Resistance Flatness
-3 dB Bandwidth >200 MHz
Rail-to-Rail Operation
6-Lead SC70 Package
Fast Switching Times
$t_{\text {on }} 20 \mathrm{~ns}$
$t_{\text {off }} 6$ ns
Typical Power Consumption ( $<0.01 \mu \mathrm{~W}$ )
TTL/CMOS-Compatible
APPLICATIONS
Battery-Powered Systems
Communication Systems
Sample Hold Systems
Audio Signal Routing
Video Switching
Mechanical Reed Relay Replacement

## GENERAL DESCRIPTION

The ADG749 is a monolithic CMOS SPDT switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance and low leakage currents.
The ADG749 can operate from a single supply range of 1.8 V to 5.5 V , making it ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices.
Each switch of the ADG749 conducts equally well in both directions when on. The ADG749 exhibits break-before-make switching action.
Because of the advanced submicron process, -3 dB bandwidths of greater than 200 MHz can be achieved.
The ADG749 is available in a 6-lead SC70 package.

## FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR
A LOGIC "1" INPUT

## PRODUCT HIGHLIGHTS

1. 1.8 V to 5.5 V Single Supply Operation. The ADG749 offers high performance, including low on resistance and fast switching times, and is fully specified and guaranteed with 3 V and 5 V supply rails.
2. Very Low $\mathrm{R}_{\mathrm{ON}}(5 \Omega \max$ at $5 \mathrm{~V}, 10 \Omega \max$ at 3 V ). At 1.8 V operation, $\mathrm{R}_{\mathrm{ON}}$ is typically $40 \Omega$ over the temperature range.
3. On-Resistance Flatness ( $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ ) ( $0.75 \Omega$ typ).
4. -3 dB Bandwidth $>200 \mathrm{MHz}$.
5. Low Power Dissipation. CMOS construction ensures low power dissipation.
6. Fast $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$.
7. Tiny 6-lead SC70 package.
[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

| Parameter | $25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { ion } \\ & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) <br> On-Resistance Flatness ( $\mathrm{R}_{\text {FLAT(ON) }}$ ) | $\begin{aligned} & 2.5 \\ & 5 \\ & 0.75 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 6 \\ & \\ & 0.1 \\ & 0.8 \\ & \\ & 1.2 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ <br> Test Circuit 1 $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS ${ }^{2}$ <br> Source OFF Leakage IS (OFF) <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \end{aligned}$ | $\begin{aligned} & \pm 0.35 \\ & \pm 0.35 \end{aligned}$ | nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V} \end{aligned}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text {, or } \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=4.5 \mathrm{~V}$ <br> Test Circuit 3 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, VINL Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ | 0.005 | $\begin{gathered} 2.4 \\ 0.8 \\ \\ \pm 0.1 \end{gathered}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\mathrm{OFF}}$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Bandwidth -3 dB <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | 14 <br> 3 <br> 8 <br> -67 <br> -87 <br> -62 <br> -82 <br> 200 <br> 7 <br> 27 | 20 | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> dB typ <br> dB typ <br> dB typ <br> dB typ <br> MHz typ <br> pF typ <br> pF typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$, Test Circuit 4 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$, Test Circuit 4 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$, <br> $\mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=3 \mathrm{~V}$, Test Circuit 5 <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, <br> Test Circuit 6 <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, <br> Test Circuit 7 <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, Test Circuit 8 |
| POWER REQUIREMENTS $\mathrm{I}_{\mathrm{DD}}$ | 0.001 | 1.0 | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |

NOTES
${ }^{1}$ Temperature ranges are as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

|  | $B$ Version |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | $25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |  |  |
| ANALOG SWITCH |  |  |  |  |
| Analog Signal Range | 6 | 0 V to $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) |  | 7 | $\Omega \mathrm{typ}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$, |
|  |  | 10 | $\Omega$ max | Test Circuit 1 |
| On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) |  | 0.1 | $\Omega \text { typ }$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  |  | 0.8 | $\Omega$ max |  |
| On-Resistance Flatness ( $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ ) |  | 2.5 | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
| LEAKAGE CURRENTS ${ }^{2}$ | +0.01 |  | nA typ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| Source OFF Leakage $\mathrm{I}_{\text {S }}$ (OFF) |  |  | $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V},$ <br> Test Circuit 2 |  |
| Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\pm 0.25$ | $\pm 0.35$ |  | $n A \max$ |
|  | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$, or $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}$, |
|  | $\pm 0.25$ | $\pm 0.35$ | $n A$ max | Test Circuit 3 |
| DIGITAL INPUTS |  |  |  |  |
| Input High Voltage, $\mathrm{V}_{\text {INH }}$ |  | 2.0 | V min |  |
| Input Low Voltage, $\mathrm{V}_{\text {INL }}$ |  | 0.4 | V max |  |
| Input Current |  |  |  |  |
| $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ | 0.005 |  | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
|  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max |  |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{ON}}$ | 16 | 24 | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  | ns max | $\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V}$, Test Circuit 4 |
| $\mathrm{t}_{\text {OFF }}$ | 4 |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  | 7 | ns max | $\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V}$, Test Circuit 4 |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | 8 |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  | 1 | ns min | $\mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=2 \mathrm{~V}$, Test Circuit 5 |
| Off Isolation | $-67$ |  | dB typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}, \\ & \text { Test Circuit } 6 \end{aligned}$ |
|  | $-87$ |  | dB typ |  |
| Channel-to-Channel Crosstalk | -62 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ |
|  | -82 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz},$ <br> Test Circuit 7 |
| Bandwidth -3 dB | 200 |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, Test Circuit 8 |
| $\mathrm{C}_{\mathrm{S}}$ (OFF) | 7 |  | pF typ |  |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{S}(\mathrm{ON})$ | 27 |  | pF typ |  |
| POWER REQUIREMENTS$\mathrm{I}_{\mathrm{DD}}$ | 0.001 | 1.0 | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } 3 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |
|  |  |  |  |  |

NOTES
${ }^{1}$ Temperature ranges are as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ $\left(\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted) |
| :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 V to +7 V |
| Analog, Digital Inputs ${ }^{2} \ldots \ldots . .^{2}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , Whichever Occurs First |
| Peak Current, S or D $\quad \begin{array}{r}\text {............................. } 100 \mathrm{~mA} \\ \text { (Pulsed at } 1 \mathrm{~ms}, 10 \% \text { Duty Cycle max) }\end{array}$ |
| Continuous Current, S or D . . . . . . . . . . . . . . . . . . . 30 mA |
| Operating Temperature Range |
| Industrial (B Version) . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$ |
| SC70 Package, Power Dissipation . . . . . . . . . . . . . . . 315 mW |
| $\theta_{\mathrm{JA}}$ Thermal Impedance . . . . . . . . . . . . . . . . . . . $332^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JC }}$ Thermal Impedance . . . . . . . . . . . . . . . . . . . $120^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |
| Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$ |
| ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 kV |
| NOTES |
| ${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time. |
| ${ }^{2}$ Overvoltages at $\mathrm{IN}, \mathrm{S}$ or D will be clamped by internal diodes. Current should be limited to the maximum ratings given. |

Table I. Truth Table

| ADG749 IN | Switch S1 | Switch S2 |
| :--- | :--- | :--- |
| 0 | ON | OFF |
| 1 | OFF | ON |

PIN CONFIGURATION 6-Lead SC70


## TERMINOLOGY

| $\mathrm{V}_{\mathrm{DD}}$ | Most Positive Power Supply Potential. |
| :---: | :---: |
| GND | Ground (0 V) Reference. |
| S | Source Terminal. May be an input or output |
| D | Drain Terminal. May be an input or output. |
| IN | Logic Control Input. |
| $\mathrm{R}_{\mathrm{ON}}$ | Ohmic resistance between D and S. |
| $\Delta \mathrm{R}_{\text {ON }}$ | On resistance match between any two channels i.e., $\mathrm{R}_{\mathrm{ON}} \max -\mathrm{R}_{\mathrm{ON}} \min$. |
| $\mathrm{R}_{\text {FLAT(ON) }}$ | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| $\mathrm{I}_{\mathrm{S}}$ (OFF) | Source Leakage Current with the switch "OFF." |
| $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | Channel Leakage Current with the switch "ON." |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ | Analog Voltage on Terminals D |
| $\mathrm{C}_{\mathrm{S}}(\mathrm{OFF}$ | "OFF" Switch Source Capacitance |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | "OFF" Switch Drain Capa |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | "ON" Switch Capacitance. |
| $\mathrm{t}_{\mathrm{ON}}$ | Delay between applying the digital control input and the output switching on. |
| $\mathrm{t}_{\text {OFF }}$ | Delay between applying the digital control input and the output switching off. |
| $\mathrm{t}_{\mathrm{D}}$ | "OFF" time or "ON" time measured between the $90 \%$ points of both switches, when switching from one address state to another. |
| Crosstalk | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an "OFF" switch. |
| Bandwidth | The frequency at which the output is attenuated by -3 dBs . |
| On Response | The frequency response of the "ON" switch. |
| On Loss | The voltage drop across the "ON" switch seen on the On Response vs. Frequency plot as how many dBs the signal is away from 0 dB at very low frequencies. |

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding Information* |
| :--- | :--- | :--- | :--- | :--- |
| ADG749BKS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SC70 (Plastic Surface Mount) | KS-6 | SHB |

*Brand = Brand on these packages is limited to three characters due to space constraints.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG749 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## Typical Performance Characteristics-ADG749



TPC 1. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ Single Supplies


TPC 2. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures $V_{D D}=3 \mathrm{~V}$


TPC 3. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures $V_{D D}=5 \mathrm{~V}$


TPC 4. Supply Current vs. Input Switching Frequency


TPC 5. Off Isolation vs. Frequency


TPC 6. Crosstalk vs. Frequency


TPC 7. On Response vs. Frequency

## Test Circuits



Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage


Test Circuit 4. Switching Times


Test Circuit 5. Break-Before-Make Time Delay, $t_{D}$


Test Circuit 6. Off Isolation


Test Circuit 7. Channel-to-Channel Crosstalk


Test Circuit 8. Bandwidth

## APPLICATIONS INFORMATION

The ADG749 belongs to Analog Devices' new family of CMOS switches. This series of general purpose switches have improved switching times, lower on resistance, higher bandwidths, low power consumption and low leakage currents.

## ADG749 Supply Voltages

Functionality of the ADG749 extends from 1.8 V to 5.5 V single supply, which makes it ideal for battery powered instruments, where important design parameters are power efficiency and performance.
It is important to note that the supply voltage effects the input signal range, the on resistance and the switching times of the part. By taking a look at the typical performance characteristics and the specifications, the effects of the power supplies can be clearly seen.

For $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ operation, $\mathrm{R}_{\mathrm{ON}}$ is typically $40 \Omega$ over the temperature range.

## On Response vs. Frequency

Figure 1 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances will further degrade some performance. These capacitances affect feedthrough, crosstalk and system bandwidth.


Figure 1. Switch Represented by Equivalent Parasitic Components
The transfer function that describes the equivalent diagram of the switch (Figure 1) is of the form (A)s shown below.

$$
A(s)=R_{T}\left[\frac{s\left(R_{O N} C_{D S}\right)+1}{s\left(R_{T} R_{O N} C_{T}\right)+1}\right]
$$

where:

$$
\begin{aligned}
& R_{T}=R_{L O A D} /\left(R_{L O A D}+R_{O N}\right) \\
& C_{T}=C_{L O A D}+C_{D}+C_{D S}
\end{aligned}
$$

The signal transfer characteristic is dependent on the switch channel capacitance, $C_{D S}$. This capacitance creates a frequency zero in the numerator of the transfer function $\mathrm{A}(\mathrm{s})$. Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with $\mathrm{C}_{\mathrm{DS}}$ and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of $\mathrm{A}(\mathrm{s})$.

The dominant effect of the output capacitance, $C_{D}$, causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth a switch must have a low input and output capacitance and low on resistance. The On Response vs. Frequency plot for the ADG749 can be seen in TPC 7.

## Off Isolation

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance, $C_{D S}$, couples the input signal to the output load, when the switch is off as shown in Figure 2.


Figure 2. Off Isolation Is Affected by External Load Resistance and Capacitance
The larger the value of $C_{D S}$, larger values of feedthrough will be produced. The typical performance characteristic graph of TPC 5 illustrates the drop in off isolation as a function of frequency. From dc to roughly 200 kHz , the switch shows better than -95 dB isolation. Up to frequencies of 10 MHz , the off isolation remains better than -67 dB . As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest $C_{D S}$ as possible. The values of load resistance and capacitance affect off isolation also, as they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$
A(s)=\left[\frac{s\left(R_{L O A D} C_{D S}\right)}{s\left(R_{L O A D}\right)\left(C_{L O A D}+C_{D}+C_{D S}\right)+1}\right]
$$

## OUTLINE DIMENSIONS

## Dimensions shown in inches and (mm).

6-Lead Plastic Surface Mount Package (SC70)
(KS-6)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

