

CMOS ± 5 V/+5 V 4 Ω Single SPDT Switches


ADG619/ADG620

FEATURES

 $6~\Omega$ (Max) On Resistance 0.8 Ω (Max) On-Resistance Flatness 2.7 V to 5.5 V Single Supply ± 2.7 V to ± 5.5 V Dual Supply Rail-to-Rail Operation 8-Lead SOT-23 Package, 8-Lead Micro-SOIC Package Typical Power Consumption (<0.1 μ W) TTL/CMOS Compatible Inputs

APPLICATIONS
Automatic Test Equipment
Power Routing
Communication Systems
Data Acquisition Systems
Sample and Hold Systems
Avionics
Relay Replacement
Battery-Powered Systems

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG619 and the ADG620 are monolithic, CMOS SPDT (single pole, double throw) switches. Each switch conducts equally well in both directions when on.

The ADG619/ADG620 offers low On-Resistance of 4 Ω , which is matched to within 0.7 Ω between channels. These switches also provide low power dissipation yet give high switching speeds. The ADG619 exhibits break-before-make switching action, thus preventing momentary shorting when switching channels. The ADG620 exhibits make-before-break action.

The ADG619/ADG620 are available in 8-lead SOT-23 packages and 8-lead Micro-SOIC packages.

Table I. Truth Table for the ADG619/ADG620

IN	Switch S1	Switch S2
0	ON OFF	OFF
1	OFF	ON

PRODUCT HIGHLIGHTS

- 1. Low On Resistance (R_{ON}) (4 Ω typ)
- 2. Dual ± 2.7 V to ± 5.5 V or Single 2.7 V to 5.5 V
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 4. Fast toN/toFF
- 5. Tiny 8-Lead SOT-23 Package and 8-Lead Micro-SOIC Package

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2001

ADG619/ADG620-SPECIFICATIONS

 $\textbf{DUAL SUPPLY}^{1} \ \ (\textbf{V}_{DD} = +5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{V}_{SS} = -5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{GND} = 0 \ \textbf{V}. \ \textbf{All specifications} \ -40 ^{\circ} \textbf{C} \ \text{to} \ +85 ^{\circ} \textbf{C} \ \text{unless otherwise noted.})$

		B Version -40°C to			
Parameter	+25°C	+85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		V_{SS} to V_{DD}	V	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$	
On Resistance (R_{ON})	4	, 33 to , DD	Ω typ	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA},$	
(1.0)(v)	6	8	Ω max	Test Circuit 1	
On Resistance Match Between		ŭ			
Channels (ΔR_{ON})	0.7		Ω typ	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$	
(—(N)	1.1	1.35	Ω max	13 = 110 1) = 3 = 1 = 1 = 1	
On-Resistance Flatness (R _{FLAT(ON)})	0.7	0.8	Ω typ	$V_S = \pm 3.3 \text{ V}, I_S = -10 \text{ mA}$	
- TLAT(ON)/		1.2	Ω max	.3 , _3	
LEAKAGE CURRENTES				V - 155 V V - 55 V	
LEAKAGE CURRENTS	1001		A	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
Source OFF Leakage I _S (OFF)	±0.01	⊥1	nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V},$ Test Circuit 2	
Channel ON Leabage L. L. (ON)	±0.25	±1	nA max		
Channel ON Leakage I_D , I_S (ON)	±0.01	1.1	nA typ	$V_S = V_D = \pm 4.5 \text{ V}$, Test Circuit 3	
	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.1	μA max		
C _{IN} , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS ²					
ADG619					
	80		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$	
t_{ON}	120	155	ns max	$V_S = 3.3 \text{ V}$, Test Circuit 4	
town	45	199	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
t_{OFF}	75	90	ns max	$V_S = 3.3 \text{ V}$, Test Circuit 4	
Break-Before-Make Time Delay, t _{BBM}	40	70	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
Break Before Make Time Belay, them		10	ns min	$V_{S1} = V_{S2} = 3.3 \text{ V}$, Test Circuit 5	
ADG620		10	113 11111	751 752 3.5 73 Test Girean 5	
ton	40		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
-014	65	85	ns max	$V_S = 3.3 \text{ V, Test Circuit 4}$	
$t_{ m OFF}$	200		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
OFF	330	400	ns max	$V_S = 3.3 \text{ V}$, Test Circuit 4	
Make-Before-Break Time Delay, t _{MBB}	160		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
		10	ns min	$V_S = 0 \text{ V}$, Test Circuit 6	
Charge Injection	110	- •	pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF},$	
6. ,			1 3 P	Test Circuit 7	
Off Isolation	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$,	
			3 P	Test Circuit 8	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$,	
			JP	Test Circuit 10	
Bandwidth –3 dB	190		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9	
C _S (OFF)	25		pF typ	f = 1 MHz	
$C_{D_s}C_S(ON)$	95		pF typ	f = 1 MHz	
			I -JF		
POWER REQUIREMENTS	0.001			$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
I_{DD}	0.001	1.0	μA typ	Digital Inputs = 0 V or 5.5 V	
•	0.00:	1.0	μA max	Divisit of the second	
I_{SS}	0.001	1.0	μA typ	Digital Inputs = 0 V or 5.5 V	
		1.0	μA max		

NOTES

¹Temperature ranges are as follows: B Version, −40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

$\begin{array}{l} \textbf{SINGLE SUPPLY}^{1} \quad \text{(V}_{DD} = +5 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}. \text{ All specifications} -40^{\circ}\text{C to} +85^{\circ}\text{C unless otherwise noted.)} \end{array}$

	B Version				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0~\mathrm{V}$ to V_{DD}	V	$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$	
On Resistance (R _{ON})	7	· · · · · · · · · · · · · · · · · · ·	Ω typ	$V_S = 0 \text{ V to } 4.5 \text{ V}, I_S = -10 \text{ mA},$	
	ß10	12.5	Ω max	Test Circuit 1	
On Resistance Match Between		12.3		1 tot should 1	
Channels (ΔR_{ON})	0.8		Ω typ	$V_S = 0 \text{ V to } 4.5 \text{ V}, I_S = -10 \text{ mA}$	
Chamies (Eron)	1	1.2	Ω max	73 0 7 10 11.5 7, 13 10 11.11	
On-Resistance Flatness (R _{FLAT(ON)})	0.5	0.5	Ω typ	$V_S = 1.5 \text{ V to } 3.3 \text{ V}, I_S = -10 \text{ mA}$	
THE RESIDENCE THE THE THE THE THE THE THE THE THE TH	0.5	0.8	Ω max	, , , , , , , , , , , , , , , , , , ,	
EAKAGE CURRENTS				$V_{\rm DD} = 5.5 \text{ V}$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$	
court of a monage is (of a)	±0.25	±1	nA max	Test Circuit 2	
Channel ON Leakage ID, IS (ON)	± 0.25 ± 0.01	<u> 1</u>	nA typ	$V_S = V_D = 1 \text{ V/4.5 V},$	
Chamier Ort Leakage 1p, 15 (Ort)	± 0.01 ± 0.25	±1	nA max	Test Circuit 3	
	±0.23	<u>- 1</u>	III III III III III III III III III II	10st Gircuit 9	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I_{INL} or I_{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.1	μA max		
C _{IN} , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS ² ADG619					
t_{ON}	120		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
OIN	220	280	ns max	$V_S = 3.3 \text{ V, Test Circuit 4}$	
$t_{ m OFF}$	50	200	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
OFF	75	110	ns max	$V_S = 3.3 \text{ V, Test Circuit 4}$	
Break-Before-Make Time Delay, t _{BBM}	70	110	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$,	
Break Before Wake Time Belay, them	10	10	ns min	$V_{S1} = V_{S2} = 3.3 \text{ V}, \text{ Test Circuit 5}$	
ADG620		10	113 11111	VS1 VS2 3.3 V, Test Sheart 3	
t_{ON}	50		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
011	85	110	ns max	$V_S = 3.3 \text{ V}$, Test Circuit 4	
$t_{ m OFF}$	210		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
011	340	420	ns max	$V_S = 3.3 \text{ V, Test Circuit 4}$	
Make-Before-Break Time Delay, t _{MBB}	170		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z		10	ns min	$V_S = 3.3 \text{ V}$, Test Circuit 6	
Charge Injection	6	- ~	pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF},$	
			F 5 13 P	Test Circuit 7	
Off Isolation	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$,	
				Test Circuit 8	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$,	
Chamile to Chamile Croutain	"		WZ 13P	Test Circuit 10	
Bandwidth –3 dB	190		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9	
C _S (OFF)	25		pF typ	f = 1 MHz	
$C_{\rm S}$ (ON)	95		pF typ	f = 1 MHz	
			P- JP		
POWER REQUIREMENTS	0.001		IIA tree	$V_{DD} = 5.5 \text{ V}$ Digital Inputs = 0 V or 5.5 V	
I_{DD}	0.001	1.0	μA typ	Digital iliputs – 0 v or 5.5 v	
		1.0	μA max		

NOTES

 $^{^1} Temperature$ ranges are as follows: B Version, $-40\,^{\circ} C$ to +85 $^{\circ} C.$

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG619/ADG620

ABSOLUTE MAXIMUM RATINGS1


$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to V_{SS}
V_{DD} to GND
V_{SS} to GND $\dots \dots +0.3~V$ to –6.5 V
Analog Inputs ² V_{SS} –0.3 V to V_{DD} +0.3 V
Digital Inputs ² -0.3 V to V_{DD} +0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max)
Continuous Current, S or D
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature
Micro-SOIC Package
θ_{JA} Thermal Impedance
θ_{JC} Thermal Impedance
SOT-23 Package
θ_{JA} Thermal Impedance
θ_{JC} Thermal Impedance 91.99°C/W
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature
NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATIONS

8-Lead SOT-23 (RT-8)



8-Lead Micro-SOIC (RM-8)



ORDERING GUIDE

Model	Temperature Range	Branding Information*	Package Description	Package Option
ADG619BRM	-40°C to +85°C	SVB	Micro-SOIC (microSmall Outline IC)	RM-8
ADG619BRT	-40°C to +85°C	SVB	SOT-23 (Plastic Surface Mount)	RT-8
ADG620BRM	-40°C to +85°C	SWB	Micro-SOIC (microSmall Outline IC)	RM-8
ADG620BRT	-40°C to +85°C	SWB	SOT-23 (Plastic Surface Mount)	RT-8

^{*}Branding on SOT-23 and Micro-SOIC packages is limited to three characters due to space constraints.

CAUTION-


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG619/ADG620 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




TERMINOLOGY

Mnemonic	Description
$\overline{V_{\mathrm{DD}}}$	Most Positive Power Supply Potential
V_{SS}	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be
	tied to ground at the device.
GND	Ground (0 V) Reference
$I_{ m DD}$	Positive Supply Current
I_{SS}	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
R_{ON}	Ohmic Resistance Between D and S
DR_{ON}	On Resistance Match Between Any Two Channels, i.e., R _{ON} Max – R _{ON} Min.
$R_{FLAT(ON)}$	Flatness is Defined as the Difference Between the Maximum and Minimum Value of On Resistance as
, ,	Measured Over the Specified Analog Signal Range.
I _S (OFF)	Source Leakage Current With the Switch "OFF"
$I_D, I_S (ON)$	Channel Leakage Current With the Switch "ON"
$V_{D}(V_{S})$	Analog Voltage on Terminals D, S
V_{INL}	Maximum Input Voltage for Logic "0"
V_{INH}	Minimum Input Voltage for Logic "1"
$I_{INL}(I_{INH})$	Input Current of the Digital Input
C_S (OFF)	"OFF" Switch Source Capacitance
$C_D, C_S (ON)$	"ON" Switch Capacitance
t_{ON}	Delay Between Applying the Digital Control Input and the Output Switching On
t_{OFF}	Delay Between Applying the Digital Control Input and the Output Switching Off
$t_{ m MBB}$	"ON" Time, Measured Between the 80% Points of Both Switches, When Switching From One Address
	State to Another
t_{BBM}	"OFF" Time or "ON" Time Measured Between the 90% Points of Both Switches, When Switching from
	One Address State to Another
Charge Injection	A Measure of the Glitch Impulse Transfered From the Digital Input to the Analog Output During Switching
Crosstalk	A Measure of Unwanted Signal that is Coupled Through From One Channel to Another as a Result of
	Parasitic Capacitance
Off Isolation	A Measure of Unwanted Signal Coupling Through an "OFF" Switch
Bandwidth	The Frequency Response of the "ON" Switch
Insertion Loss	The Loss Due to the ON Resistance of the Switch


Typical Performance Characteristics



TPC 1. On Resistance vs. $V_D(V_S)$ – Dual Supply




TPC 2. On Resistance vs. $V_D(V_S)$ – Single Supply




TPC 3. On Resistance vs. V_D (V_S) for Different Temperatures – Dual Supply


ADG619/ADG620—Typical Performance Characteristics




TPC 4. On Resistance vs. V_D (V_S) for Different Temperatures – Single Supply




TPC 5. Leakage Currents vs. Temperature – Dual Supply




TPC 6. Leakage Currents vs. Temperature – Single Supply




TPC 7. Charge Injection vs. Source Voltage




TPC 8. t_{ON}/t_{OFF} Times vs. Temperature



TPC 9. Off Isolation vs. Frequency




TPC 10. Crosstalk vs. Frequency





TPC 11. On Response vs. Frequency

ADG619/ADG620

TEST CIRCUITS









Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage







Test Circuit 4. Switching Times






Test Circuit 5. Break-Before-Make Time Delay, t_{BBM} (ADG619 Only)






Test Circuit 6. Make-Before-Break Time Delay, t_{MBB} (ADG620 Only)




Test Circuit 7. Charge Injection


ADG619/ADG620



Test Circuit 8. Off Isolation



Test Circuit 10. Channel-to-Channel Crosstalk




INSERTION LOSS = 20 LOG $\frac{V_{OUT} \text{ WITH SWITCH}}{V_S \text{ WITHOUT SWITCH}}$

Test Circuit 9. Bandwidth

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead Micro-SOIC Package (RM-8)



8-Lead Plastic Surface Mount Package (RT-8)

