


DS5001FP 128k Soft Microprocessor Chip

www.maxim-ic.com


FEATURES

- 8051-compatible microprocessor adapts to its task
 - Accesses up to 128kB of nonvolatile SRAM
 - In-system programming through on-chip serial port
 - Can modify its own program or data memory
 - Accesses memory on a separate byte-wide bus
 - Performs CRC-16 check of NV RAM memory
 - Decodes memory and peripheral chip enables
- High-reliability operation
 - Maintains all nonvolatile resources for over 10 years
 - Power-fail reset
 - Early warning power-fail interrupt
 - Watchdog timer
 - Lithium backs user SRAM for program/data storage
 - Precision bandgap reference for power monitor
- Fully 8051-compatible
 - 128kB scratchpad RAM
 - Two timer/counters
 - On-chip serial port
 - 32 parallel I/O port pins
- Software security available with DS5002FP secure microprocessor

PIN ASSIGNMENT (Top View)



80-Pin MQFP



Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: http://www.maxim-ic.com/errata.

1 of 26 052302

DESCRIPTION

The DS5001FP 128k soft microprocessor chip is an 8051-compatible microprocessor based on NV RAM technology and designed for systems that need large quantities of nonvolatile memory. It provides full compatibility with the 8051 instruction set, timers, serial port, and parallel I/O ports. By using NV RAM instead of ROM, the user can program and then reprogram the microprocessor while in-system. The application software can even change its own operation, which allows frequent software upgrades, adaptive programs, customized systems, etc. In addition, by using NV SRAM, the DS5001FP is ideal for data logging applications. It also connects easily to a Dallas real-time clock.

The DS5001FP provides the benefits of NV RAM without using I/O resources. It uses a nonmultiplexed byte-wide address and data bus for memory access. This bus performs all memory access and provides decoded chip enables for SRAM, which leaves the 32 I/O port pins free for application use. The DS5001FP uses ordinary SRAM and battery-backs the memory contents for over 10 years at room temperature with a small external battery. A DS5001FP also provides high-reliability operation in harsh environments. These features include the ability to save the operating state, power-fail reset, power-fail interrupt, and watchdog timer.

A user programs the DS5001FP through its on-chip serial bootstrap loader. The bootstrap loader supervises the loading of software into NV RAM, validates it, and then becomes transparent to the user. Software can be stored in multiple 32kB or one 128kB CMOS SRAM(s). Using its internal partitioning, the DS5001FP can divide a common RAM into user-selectable program and data segments. This partition can be selected at program loading time, but can then be modified later at any time. The microprocessor decodes memory access to the SRAM and addresses memory through its byte-wide bus. Memory portions designated code or ROM are automatically write-protected by the microprocessor. Combining program and data storage in one device saves board space and cost.

The DS5001FP offers several bank switches for access to even more memory. In addition to the primary data area of 64kB, a peripheral selector creates a second 64kB data space with four accompanying chip enables. This area can be used for memory-mapped peripherals or more data storage. The DS5001FP can also use its expanded bus on ports 0 and 2 (like an 8051) to access an additional 64kB of data space. Lastly, the DS5001FP provides one additional bank switch that changes up to 60kB of the NV RAM program space into data memory. Thus, with a small amount of logic, the DS5001 accesses up to 252kB of data memory.


The DS2251T is available (Refer to the data sheet at www.maxim-ic.com/microcontrollers.) for users who want a preconstructed module using the DS5001FP, RAM, lithium cell, and a real-time clock. For more details, refer to the *Secure Microcontroller User's Guide*. For users desiring software security, the DS5002FP is functionally identical to the DS5001FP but provides superior firmware security. The 44-pin version of the device is functionally identical to the 80-pin version but sports a reduced pin count and footprint.

Refer to the *Secure Microcontroller User's Guide* for operating details. This data sheet provides ordering information, pinout, and electrical specifications.

ORDERING INFORMATION

PART	PIN-PACKAGE	MAX. CLOCK SPEED (MHz)	TEMP. RANGE (°C)
DS5001FP-16	80-MQFP	16	0 to +70
DS5001FP-16N	80-MQFP	16	-40 to +85
DS5001FP-12-44	44-MQFP	12	0 to +70

Figure 1. BLOCK DIAGRAM



PIN DESCRIPTION

80-PIN	44-PIN	SIGNAL	DESCRIPTION
MQFP	MQFP	SIGIVIL	
11, 9, 7, 5, 1, 79, 77, 75	31 (P0.5)	P0.0-P0.7	General-Purpose I/O Port 0. This port is open-drain and cannot drive a logic 1. It requires external pullups. Port 0 is also the multiplexed expanded address/data bus. When used in this mode, it does not require pullups.
15, 17, 19, 21, 25, 27, 29, 31	44 (P1.3)	P1.0-P1.7	General-Purpose I/O Port 1
49, 50, 51, 56, 58, 60, 64, 66	N/A	P2.0-P2.7	General-Purpose I/O Port 2. Also serves as the MSB of the address in expanded memory accesses, and as pins of the RPC mode when used.
36	8	P3.0 RXD	General-Purpose I/O Port Pin 3.0. Also serves as the receive signal for the on board UART. This pin should <i>not</i> be connected directly to a PC COM port.
38	10	P3.1 TXD	General-Purpose I/O Port Pin 3.1. Also serves as the transmit signal for the on board UART. This pin should <i>not</i> be connected directly to a PC COM port.
39	N/A	P3.2 INT0	General-Purpose I/O Port Pin 3.2. Also serves as the active-low external interrupt 0.
40	11	P3.3 INT1	General-Purpose I/O Port Pin 3.3. Also serves as the active-low external interrupt 1.
41	N/A	P3.4 T0	General-Purpose I/O Port Pin 3.4. Also serves as the timer 0 input.
44	12	P3.5 T1	General-Purpose I/O Port Pin 3.5. Also serves as the timer 1 input.
45	13	P3.6 WR	General-Purpose I/O Port Pin. Also serves as the write strobe for expanded bus operation.
46	N/A	P3.7 RD	General-Purpose I/O Port Pin. Also serves as the read strobe for expanded bus operation.
68	25	PSEN	Program Store Enable. This active-low signal is used to enable an external program memory when using the expanded bus. It is normally an output and should be unconnected if not used. PSEN also is used to invoke the bootstrap loader. At this time, PSEN is pulled down externally. This should only be done once the DS5001FP is already in a reset state. The device that pulls down should be open drain since it must not interfere with PSEN under normal operation.
34	6	RST	Active-High Reset Input. A logic 1 applied to this pin will activate a reset state. This pin is pulled down internally so this pin can be left unconnected if not used. An RC power-on reset circuit is not needed and is not recommended.
70	27	ALE	Address Latch Enable. Used to demultiplex the multiplexed expanded address/data bus on port 0. This pin is normally connected to the clock input on a '373 type transparent latch.
47, 48	14, 15	XTAL2, XTAL1	XTAL2, XTAL1 . Used to connect an external crystal to the internal oscillator. XTAL1 is the input to an inverting amplifier and XTAL2 is the output.
52	16	GND	Logic Ground
13	39	VCC	V _{CC} - +5V
12	38	VCCO	V_{CCO} - V_{CC} Output. This is switched between V_{CC} and V_{LI} by internal circuits based on the level of V_{CC} . When power is above the lithium input, power will be drawn from V_{CC} . The lithium cell remains isolated from a load. When V_{CC} is below V_{LI} , the V_{CCO} switches to the V_{LI} source. V_{CCO} should be connected to the V_{CC} pin of an SRAM.
54	17	VLI	Lithium Voltage Input. Connect to a lithium cell greater than V_{LIMIN} and no greater than V_{LImax} as shown in the electrical specifications. Nominal value is $+3V$.
53, 16, 8, 18, 80, 76, 4, 6, 20, 24, 26, 28, 30,	41, 36, 42, 32, 30, 34, 35, 43, 1, 2, 3, 4, 5, 7,	BA14-0	Byte-Wide Address-Bus Bits 14–0. This bus is combined with the nonmultiplexed data bus (BD7–0) to access NV SRAM. Decoding is performed using $\overline{\text{CE1}}$ through $\overline{\text{CE4}}$. Therefore, BA15 is not actually needed. Read/write access is controlled by R/ $\overline{\text{W}}$. BA14–0 connect directly to an 8k, 32k, or 128k SRAM. If an 8k RAM is used, BA13 and BA14 are unconnected. If a 128k SRAM is used, the micro converts $\overline{\text{CE2}}$ and $\overline{\text{CE3}}$ to serve as A16

			DS5001FP
33, 35,	9		and A15 respectively.
37			
71, 69,	28, 26,		Byte-Wide Data-Bus Bits 7–0. This 8-bit, bidirectional bus is combined with the
67, 65,	24, 23,	BD7-0	nonmultiplexed address bus (BA14–0) to access NV SRAM. Decoding is performed on
61, 59,	21, 20,	DD 7-0	$\overline{\text{CE1}}$ and $\overline{\text{CE2}}$. Read/write access is controlled by R/ $\overline{\text{W}}$. BD7–0 connect directly to an
57, 55	19, 18		SRAM, and optionally to a real-time clock or other peripheral.
			Read/Write. This signal provides the write enable to the SRAMs on the byte-wide bus. It
10	37	$\mathbf{R}/\overline{\mathbf{W}}$	is controlled by the memory map and partition. The blocks selected as program (ROM) are
			write-protected.
			Chip Enable 1. This is the primary decoded chip enable for memory access on the byte-
74	29	CE1	wide bus. It connects to the chip enable input of one SRAM. CE1 is lithium-backed. It
			remains in a logic high inactive state when V_{CC} falls below V_{LI} .
72	NT/A		Non-battery-backed version of chip enable 1. This can be used with a 32kB EPROM. It
72	N/A	CE1N	should not be used with a battery-backed chip.
			Chip Enable 2. This chip enable is provided to access a second 32k block of memory. It
	2.2		connects to the chip enable input of one SRAM. When MSEL = 0, the micro converts $\overline{CE2}$
2	33	CE2	into A16 for a 128k x 8 SRAM. $\overline{\text{CE2}}$ is lithium-backed and remains at a logic high when
			V_{CC} falls below V_{LI} .
			Chip Enable 3. This chip enable is provided to access a third 32k block of memory. It
			connects to the chip enable input of one SRAM. When MSEL = 0, the micro converts $\overline{CE3}$
63	22	CE3	
			into A15 for a 128k x 8 SRAM. CE3 is lithium-backed and remains at a logic high when
			V _{CC} falls below V _{LI} . Chip Enable 4. This chip enable is provided to access a fourth 32k block of memory. It
(2	3.7/4		
62	N/A	CE4	connects to the chip-enable input of one SRAM. When MSEL = 0, this signal is unused.
			$\overline{\text{CE4}}$ is lithium-backed and remains at a logic high when $V_{CC} < V_{LI}$.
			Peripheral Enable 1. Accesses data memory between addresses 0000h and 3FFFh when
78	N/A	PE1	the PES bit is set to a logic 1. Commonly used to chip enable a byte-wide real-time clock
, 0	1,712	1151	such as the DS1283. $\overline{\text{PE1}}$ is lithium-backed and remains at a logic high when V_{CC} falls
			below V_{LI} . Connect $\overline{PE1}$ to battery-backed functions only.
			Peripheral Enable 2. Accesses data memory between addresses 4000h and 7FFFh when
3	N/A	PE2	the PES bit is set to a logic 1. $\overline{PE2}$ is lithium-backed and remains at a logic high when V_{CC}
			falls below V _{LI} . Connect PE2 to battery-backed functions only.
			Peripheral Enable 3. Accesses data memory between addresses 8000h and BFFFh when
22	N/A	DE2	the PES bit is set to a logic 1. PE3 is not lithium-backed and can be connected to any type
	1 N /A	PE3	of peripheral function. If connected to a battery-backed chip, it needs additional circuitry to
	<u> </u>		maintain the chip enable in an inactive state when $V_{CC} < V_{LI}$.
			Peripheral Enable 4. Accesses data memory between addresses C000h and FFFFh when
23	N/A		the PES bit is set to a logic 1. PE4 is not lithium-backed and can be connected to any type
23	1 N / /A	PE4	of peripheral function. If connected to a battery-backed chip, it needs additional circuitry to
			maintain the chip enable in an inactive state when $V_{CC} < V_{LI}$.
			Invokes the bootstrap loader on a falling edge. This signal should be debounced so that
32	N/A	PROG	only one edge is detected. If connected to ground, the micro enters bootstrap loading on
			power-up. This signal is pulled up internally.
			This I/O pin (open drain with internal pullup) indicates that the power supply (V_{CC})
			has fallen below the V _{CCmin} level and the micro is in a reset state. When this occurs, the
42	N/A	VRST	DS5001FP drives this pin to a logic 0. Because the micro is lithium-backed, this signal is
			guaranteed even when $V_{CC} = 0V$. Because it is an I/O pin, it also forces a reset if pulled
			low externally. This allows multiple parts to synchronize their power-down resets.
			This output goes to a logic 0 to indicate that $V_{CC} < V_{LI}$ and the micro has switched to
43	N/A	PF	lithium backup. Because the micro is lithium-backed, this signal is guaranteed even when
			$V_{CC} = 0V$. The normal application of this signal is to control lithium powered current to
			isolate battery-backed functions from non-battery-backed functions. Memory Select. This signal controls the memory size selection. When MSEL = +5V, the
1./	40	MCFI	Memory Select. This signal controls the memory size selection. When MSEL = +5V, the DS5001EP expects to use 32k v. 8 SPAMs. When MSEL = 0V, the DS5001EP expects to
14	40	MSEL	DS5001FP expects to use 32k x 8 SRAMs. When MSEL = 0V, the DS5001FP expects to use a 128k x 8 SRAM. MSEL must be connected regardless of partition, mode, etc.
72		NC	
73	1	NC	No Connect.

INSTRUCTION SET

The DS5001FP executes an instruction set that is object code-compatible with the industry standard 8051 microcontroller. As a result, software development packages such as assemblers and compilers that have been written for the 8051 are compatible with the DS5001FP. A complete description of the instruction set and operation are provided in the *Secure Microcontroller User's Guide*. Also note that the DS5001FP is embodied in the DS2251T module. The DS2251T combines the DS5001FP with between 32k and 128k of SRAM, a lithium cell, and a real-time clock. This is packaged in a 72-pin SIMM module.

MEMORY ORGANIZATION

Figure 2 illustrates the memory map accessed by the DS5001FP. The entire 64k of program and 64k of data are potentially available to the byte-wide bus. This preserves the I/O ports for application use. The user controls the portion of memory that is actually mapped to the byte-wide bus by selecting the program range and data range. Any area not mapped into the NV RAM is reached by the expanded bus on ports 0 and 2. An alternate configuration allows dynamic partitioning of a 64k space as shown in Figure 3. Selecting PES=1 provides another 64k of potential data storage or memory-mapped peripheral space as shown in Figure 4. These selections are made using special function registers. The memory map and its controls are covered in detail in the *Secure Microcontroller User's Guide*.

Figure 2. MEMORY MAP IN NONPARTITIONABLE MODE (PM = 1)






Figure 3. MEMORY MAP IN PARTITIONABLE MODE (PM = 0)



Note: Partitionable mode is not supported when MSEL pin = 0 (128kB mode).

Figure 4. MEMORY MAP WITH PES = 1







Figure 5 illustrates a typical memory connection for a system using a 128kB SRAM. Note that in this configuration, both program and data are stored in a common RAM chip Figure 6 shows a similar system with using two 32kB SRAMs. The byte-wide address bus connects to the SRAM address lines. The bidirectional byte-wide data bus connects the data I/O lines of the SRAM.

Figure 5. CONNECTION TO 128k x 8 SRAM






Figure 6. DS5001FP CONNECTION TO 64k x 8 SRAM

POWER MANAGEMENT

The DS5001FP monitors V_{CC} to provide power-fail reset, early warning power-fail interrupt, and switch over to lithium backup. It uses an internal bandgap reference in determining the switch points. These are called V_{PFW} , V_{CCMIN} , and V_{LI} , respectively. When V_{CC} drops below V_{PFW} , the DS5001FP performs an interrupt vector to location 2Bh if the power-fail warning was enabled. Full processor operation continues regardless. When power falls further to V_{CCMIN} , the DS5001FP invokes a reset state. No further code execution is performed unless power rises back above V_{CCMIN} . All decoded chip enables and the R/\overline{W} signal go to an inactive (logic 1) state. V_{CC} is still the power source at this time. When V_{CC} drops further to below V_{LI} , internal circuitry switches to the lithium cell for power. The majority of internal circuits are disabled and the remaining nonvolatile states are retained. Any devices connected V_{CCO} are powered by the lithium cell at this time. V_{CCO} is at the lithium battery voltage minus approximately 0.45V. This drop varies depending on the load. Low power SRAMs should be used for this reason. When using the DS5001FP, the user must select the appropriate battery to match the RAM data retention current and the desired backup lifetime. Note that the lithium cell is only loaded when $V_{CC} < V_{LI}$. The *User's Guide* has more information on this topic. The trip points V_{CCMIN} and V_{PFW} are listed in *Electrical Specifications*.

ABSOLUTE MAXIMUM RATINGS*

Voltage Range on Any Pin Relative to Ground -0.3V to $(V_{CC} + 0.5V)$ Voltage Range on V_{CC} Related to Ground -0.3 °C to 6.0°C Operating Temperature Range -40°C to +85°C Storage Temperature Range¹ -55°C to +125°C

Soldering Temperature See IPC/JEDEC J-STD-020A

CHADACTEDISTICS

DC CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V)$					/ ±10%)	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Low Voltage	$ m V_{IL}$	-0.3		+0.8	V	1
Input High Voltage	V_{IH1}	2.0		$V_{CC} + 0.3$	V	1
Input High Voltage		3.5		$V \perp 0.2$	V	1
$(RST, XTAL1, \overline{PROG})$	V_{IH2}	3.3		$V_{CC} + 0.3$	V	1
Output Low Voltage	W		0.15	0.45	V	1 11
at $I_{OL} = 1.6 \text{mA} \text{ (Ports } 1, 2, 3, \overline{PF} \text{)}$	V_{OL1}		0.15	0.45	V	1, 11
Output Low Voltage						
at $I_{OL} = 3.2 \text{mA}$ (Ports 0, ALE, $\overline{\text{PSEN}}$,	* 7		0.15	0.45	* 7	
$BA15-0$, $BD7-0$, R/\overline{W} , $\overline{CE1N}$,	$V_{\rm OL2}$		0.15	0.45	V	1
$\overline{\text{CE}}$ 1–4, $\overline{\text{PE}}$ 1–4, V_{RST})						
Output High Voltage	V_{OH1}	2.4	4.8		V	1
at $I_{OH} = -80 \mu A$ (Ports 1, 2, 3)	V OH1	2.4	4.0		V	1
Output High Voltage						
at $I_{OH} = -400 \mu A$ (Ports 0, ALE, \overline{PSEN} ,	17	2.4	1.0		17	1
\overline{PF} , BA15–0, BD7–0, R/ \overline{W} , $\overline{CE1N}$,	$V_{ m OH2}$	2.4	4.8		V	1
$\overline{\text{CE}}$ 1–4, $\overline{\text{PE}}$ 1–4, V_{RST})						
Input Low Current	${ m I}_{ m IL}$			-50	۸	
$V_{IN} = 0.45 \text{V (Ports 1, 2, 3)}$	1][_			-30	μA	
Transition Current; 1 to 0						
$V_{IN} = 2.0V \text{ (Ports 1, 2, 3)}$	I_{TL}			-500	μA	
$(0^{\circ}\text{C to } +70^{\circ}\text{C})$						
Transition Current; 1 to 0						
$V_{IN} = 2.0V \text{ (Ports 1, 2, 3)}$	I_{TL}			-600	μA	10
$(-40^{\circ}\text{C to } +85^{\circ}\text{C})$		ĺ				

^{*}This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

¹Storage temperature is defined as the temperature of the device when $V_{CC} = 0V$ and $V_{LI} = 0V$. In this state, the contents of SRAM are not battery-backed and are undefined.

DC CHARACTERISTICS (continued) $(T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$


DC CHARACTERISTICS (conti				0 +/0°C;		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current $0.45 < V_{IN} < V_{CC}$ (Port 0, MSEL)	I_{IL}			+10	μA	
RST Pulldown Resistor (0°C to +70°C)	R_{RE}	40		150	kΩ	
RST Pulldown Resistor (-40°C to +85°C)	R_{RE}	30		180	kΩ	10
	R _{VR}		4.7		kΩ	
VRST Pullup Resistor						
PROG Pullup Resistor	R_{PR}		40		kΩ	
Power-Fail Warning Voltage (0°C to +70°C)	$ m V_{PFW}$	4.25	4.37	4.50	V	1
Power-Fail Warning Voltage (-40°C to +85°C)	$ m V_{PFW}$	4.1	4.37	4.6	V	1, 10
Minimum Operating Voltage (0°C to +70°C)	V _{CCMIN}	4.00	4.12	4.25	V	1
Minimum Operating Voltage (-40°C to +85°C)	V _{CCMIN}	3.85	4.09	4.25	V	1, 10
Lithium Supply Voltage	$V_{ m LI}$	2.5		4.0	V	1
Operating Current at 16MHz	I_{CC}			36	mA	2
Idle Mode Current at 12MHz (0°C to +70°C)	I _{IDLE}			7.0	mA	3
Idle Mode Current at 12MHz (-40°C to +85°C)	I _{IDLE}			8.0	mA	3, 10
Stop Mode Current	I _{STOP}			80	μA	4
Pin Capacitance	C_{IN}			10	pF	5
Output Supply Voltage (V _{CCO})	V _{CCO1}	V _{CC} -0.45			V	1, 2
Output Supply Battery-Backed Mode (V _{CCO} , $\overline{\text{CE}}$ 1-4, $\overline{\text{PE}}$ 1-2) (0°C to +70°C)	V _{CCO2}	V _{LI} -0.65			V	1, 8
Output Supply Battery-Backed Mode (V _{CCO} , $\overline{\text{CE}}$ 1-4, $\overline{\text{PE}}$ 1-2) (-40°C to +85°C)	V _{CCO2}	V _{LI} -0.9			V	1, 8, 10
Output Supply Current at $V_{CCO} = V_{CC} - 0.45V$	I_{CCO1}			75	mA	6
Lithium-Backed Quiescent Current (0°C to +70°C)	I_{LI}		5	75	nA	7
Lithium-Backed Quiescent Current (-40°C to +85°C)	I_{LI}		75	500	nA	7
Reset Trip Point in Stop Mode With BAT = 3.0V (0°C to +70°C) With BAT = 3.0V (-40°C to +85°C) With BAT = 3.0V (0°C to +70°C)		4.0 3.85 4.4		4.25 4.25 4.65		1 1, 10 1

AC CHARACTERISTICS EXPANDED BUS MODE TIMING SPECIFICATIONS


 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V \pm 10\%)$

	D + D + MEETED		7.00		V ± 10 /0)
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
1	Oscillator Frequency	1/t _{CLK}	1.0	16	MHz
2	ALE Pulse Width	$t_{\rm ALPW}$	2t _{CLK} - 40		ns
3	Address Valid to ALE Low	t _{AVALL}	t _{CLK} - 40		ns
4	Address Hold After ALE Low	t_{AVAAV}	t _{CLK} - 35		ns
5	ALE Low to Valid Instruction In at 12MHz at 16MHz	$t_{ m ALLVI}$		4t _{CLK} - 150 4t _{CLK} - 90	ns ns
6	ALE Low to PSEN Low	t _{ALLPSL}	t _{CLK} - 25		ns
7	PSEN Pulse Width	t_{PSPW}	3t _{CLK} - 35		ns
8	PSEN Low to Valid Instruction In at 12MHz at 16MHz	t _{PSLVI}		3t _{CLK} - 150 3t _{CLK} - 90	ns ns
9	Input Instruction Hold After PSEN Going High	t_{PSIV}	0		ns
10	Input Instruction Float After PSEN Going High	t_{PSIX}		t _{CLK} - 20	ns
11	Address Hold After PSEN Going High	t_{PSAV}	t _{CLK} - 8		ns
12	Address Valid to Valid Instruction In at 12MHz at 16MHz	$t_{ m AVVI}$		5t _{CLK} - 150 5t _{CLK} - 90	ns ns
13	PSEN Low to Address Float	t_{PSLAZ}	0		ns
14	RD Pulse Width	$t_{ m RDPW}$	6t _{CLK} - 100		ns
15	WR Pulse Width	t_{WRPW}	6t _{CLK} - 100		ns
16	RD Low to Valid Data In at 12MHz at 16MHz	t _{RDLDV}		5t _{CLK} - 165 5t _{CLK} - 105	ns ns
17	Data Hold After RD High	$t_{ m RDHDV}$	0		ns
18	Data Float After RD High	$t_{ m RDHDZ}$		2t _{CLK} - 70	ns
19	ALE Low to Valid Data In at 12MHz at 16MHz	t _{ALLVD}		8t _{CLK} - 150 8t _{CLK} - 90	ns
20	Valid Address to Valid Data In at 12MHz at 16MHz	t_{AVDV}		9t _{CLK} - 165 9t _{CLK} - 105	ns
21	ALE Low to \overline{RD} or \overline{WR} Low	t_{ALLRDL}	3t _{CLK} - 50	$3t_{\text{CLK}} + 50$	ns
22	Address Valid to RD or WR Low	t_{AVRDL}	4t _{CLK} - 130		ns
23	Data Valid to WR Going Low	$t_{ m DVWRL}$	t _{CLK} - 60		ns
24	Data Valid to WR High at 12MHz at 16MHz	t _{DVWRH}	7t _{CLK} - 150 7t _{CLK} - 90		ns
25	Data Valid After WR High	t_{WRHDV}	t _{CLK} - 50		ns
26	RD Low to Address Float	t_{RDLAZ}		0	ns
27	RD or WR High to ALE High	t_{RDHALH}	t _{CLK} - 40	$t_{\rm CLK} + 50$	ns
	-				


EXPANDED PROGRAM-MEMORY READ CYCLE



EXPANDED DATA-MEMORY READ CYCLE



EXPANDED DATA-MEMORY WRITE CYCLE




AC CHARACTERISTICS (continued) EXTERNAL CLOCK DRIVE

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V \pm 10\%)$

#	PARAMETER		SYMBOL	MIN	MAX	UNITS
	External Clock-High Time					
28	_	at 12MHz	$t_{\rm CLKHPW}$	20		ns
		at 16MHz		15		
	External Clock-Low Time					
29		at 12MHz	t_{CLKLPW}	20		ns
		at 16MHz		15		
	External Clock-Rise Time					
30		at 12MHz	t_{CLKR}		20	ns
		at 16MHz			15	
	External Clock-Fall Time					
31		at 12MHz	t_{CLKF}		20	ns
		at 16MHz			15	

EXTERNAL CLOCK TIMING




AC CHARACTERISTICS (continued)

POWER CYCLE TIME $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V \pm 10\%)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
32	Slew Rate from V _{CCMIN} to V _{LI}	$t_{ m F}$	130		μs
33	Crystal Startup Time	t_{CSU}		(Note 9)	
34	Power-On Reset Delay	t_{POR}		21,504	t_{CLK}

POWER CYCLE TIMING




AC CHARACTERISTICS (continued)

SERIAL PORT TIMING, MODE 0	$(T_A = 0^\circ$	C to +70°C	$C; V_{CC} = 5V$	±10%)
		1		

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
35	Serial-Port Clock-Cycle Time	t_{SPCLK}	$12t_{CLK}$		μs
36	Output-Data Setup to Rising-Clock Edge	t_{DOCH}	10t _{CLK} - 133		ns
37	Output-Data Hold After Rising-Clock Edge	t_{CHDO}	2t _{CLK} - 117		ns
38	Clock-Rising Edge to Input-Data Valid	t_{CHDV}		10t _{CLK} - 133	ns
39	Input-Data Hold After Rising-Clock Edge	t_{CHDIV}	0		ns

SERIAL PORT TIMING, MODE 0




AC CHARACTERISTICS (continued) BYTE-WIDE ADDRESS/DATA BUS TIMING

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V \pm 10\%)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
40	Delay to Byte-Wide Address Valid from CE1, CE2, or CE1N Low During Op Code Fetch	t _{CE1LPA}		30	ns
41	Pulse Width of CE 1-4, PE 1-4 or CE1N	$t_{\rm CEPW}$	4t _{CLK} - 35		ns
42	Byte-Wide Address Hold After CE1, CE2, or CE1N High During Op Code Fetch	t _{CE1HPA}	2t _{CLK} - 20		ns
43	Byte-Wide Data Setup to CE1, CE2, or CE1N High During Op Code Fetch	t _{OVCE1H}	$1t_{\text{CLK}} + 40$		ns
44	Byte-Wide Data Hold After CE1, CE2 or CE1N High During Op Code Fetch	t _{CE1HOV}	0		ns
45	Byte-Wide Address Hold After CE 1-4, PE 1-4, or CE1N High During MOVX	t _{CEHDA}	4t _{CLK} - 30		ns
46	Delay from Byte-Wide Address Valid CE 1-4, PE 1-4, or CEIN Low During MOVX	t _{CELDA}	4t _{CLK} - 35		ns
47	Byte-Wide Data Setup to $\overline{\text{CE}}$ 1-4, $\overline{\text{PE}}$ 1-4, or $\overline{\text{CE1N}}$ High During MOVX (read)	t _{DACEH}	$1t_{\rm CLK} + 40$		ns
48	Byte-Wide Data Hold After $\overline{\text{CE}}$ 1-4, $\overline{\text{PE}}$ 1-4, or $\overline{\text{CE1N}}$ High During MOVX (read)	t_{CEHDV}	0		ns
49	Byte-Wide Address Valid to R/W Active During MOVX (write)	$t_{ m AVRWL}$	3t _{CLK} - 35		ns
50	Delay from R/W Low to Valid Data Out During MOVX (write)	t_{RWLDV}	20		ns
51	Valid Data-Out Hold Time from $\overline{\text{CE}}$ 1-4, $\overline{\text{PE}}$ 1-4, or $\overline{\text{CE1N}}$ High	t_{CEHDV}	1t _{CLK} - 15		ns
52	Valid Data-Out Hold Time from R/W High	t_{RWHDV}	0		ns
53	Write Pulse Width (R/W Low Time)	t_{RWLPW}	6t _{CLK} - 20		ns

BYTE-WIDE BUS TIMING



RPC AC CHARACTERISTICS, DBB READ $(T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
54	$\overline{\text{CS}}$, A_0 Setup to $\overline{\text{RD}}$	t _{AR}	0	112121	ns
55	$\overline{\text{CS}}$, A_0 Hold After $\overline{\text{RD}}$	t_{RA}	0		ns
56	RD Pulse Width	t _{RR}	160		ns
57	$\overline{\mathrm{CS}}$, A_0 to Data-Out Delay	t_{AD}		130	ns
58	RD to Data-Out Delay	$t_{ m RD}$	0	130	ns
59	RD to Data-Float Delay	t_{RDZ}		85	ns

RPC AC CHARACTERISTICS, DBB WRITE $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V \pm 10\%)$

		\			
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
60	$\overline{\text{CS}}$, A_0 Setup to $\overline{\text{WR}}$	$t_{ m AW}$	0		ns
61A	$\overline{\text{CS}}$, Hold After $\overline{\text{WR}}$	t_{WA}	0		ns
61B	A_0 , Hold After \overline{WR}	$t_{ m WA}$	20		ns
62	WR Pulse Width	$t_{ m WW}$	160		ns
63	Data Setup to WR	$t_{ m DW}$	130		ns
64	Data Hold After WR	$t_{ m WD}$	20		ns

AC CHARACTERISTICS, DMA


- 1	Τ.	=	$\mathbf{O}_{\mathbf{c}}$	\mathcal{C}	to	+7	JO O	\sim	V_{CC}	=	5\/	′ +1	U%)
١.	ΙA	_	U	\cup	ιυ	' /	U	Ο,	v CC	_	JV		U /U

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
65	$\overline{\mathrm{DACK}}$ to $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$	t_{ACC}	0		ns
66	RD or WR to DACK	t_{CAC}	0		ns
67	DACK to Data Valid	t_{ACD}	0	130	ns
68	RD or WR to DRQ Cleared	t_{CRQ}		110	ns

AC CHARACTERISTICS, PROG

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
69	PROG Low to Active	t_{PRA}	48		CLKS
70	PROG High to Inactive	t_{PRI}	48		CLKS

RPC TIMING MODE




NOTES:

All parameters apply to both commercial and industrial temperature operation unless otherwise noted.

- 1) All voltages are referenced to ground.
- 2) Maximum operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with t_{CLKR} , $t_{CLKF} = 10$ ns, $V_{IL} = 0.5$ V; XTAL2 disconnected; RST = PORT0 = V_{CC} , MSEL = V_{SS} .
- 3) Idle mode, I_{IDLE} , is measured with all output pins disconnected; XTAL1 driven with t_{CLKR} , $t_{CLKF} = 10$ ns, $V_{IL} = 0.5$ V; XTAL2 disconnected; PORT0 = V_{CC} , RST = MSEL = V_{SS} .
- 4) Stop mode, I_{STOP} , is measured with all output pins disconnected; PORT0 = V_{CC} ; XTAL2 not connected; RST = MSEL = XTAL1 = V_{SS} .
- 5) Pin capacitance is measured with a test frequency: 1MHz, $T_A = +25$ °C.
- 6) I_{CCO1} is the maximum average operating current that can be drawn from V_{CCO} in normal operation.
- 7) I_{LI} is the current drawn from V_{LI} input when $V_{CC} = 0V$ and V_{CCO} is disconnected.
- 8) V_{CCO2} is measured with $V_{CC} < V_{LI}$, and a maximum load of $10\mu A$ on V_{CCO} .
- 9) Crystal startup time is the time required to get the mass of the crystal into vibrational motion from the time that power is first applied to the circuit until the first clock pulse is produced by the on-chip oscillator. The user should check with the crystal vendor for a worst-case specification on this time.
- 10) This parameter applies to industrial temperature operation.
- 11) PF pin operation is specified with $V_{BAT} \ge 3.0 V$.


80-PIN MQFP



DIM	MM				
DIM	MIN	MAX			
Α	-	3.40			
A1	0.25	-			
A2	2.55	2.87			
В	0.30	0.50			
С	0.13	0.23			
D	23.70	24.10			
D1	19.90	20.10			
Е	17.70	18.10			
E1	13.90	14.10			
е	0.80 BSC				
L	0.65	0.95			

56-G4005-001

44-PIN MQFP




SEE DETAIL "A"_

NOTES:

- 1. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
- 2. DETAILS OF PIN 1 IDENTIFIED ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE
- 3. ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE B DIMENSION;

 -D ON LOWER



DIMENSIONS ARE IN MILLIMETERS

С

0.13

0.23

REVISION HISTORY

The following represent the key differences between 112795 and 073096 version of the DS5001FP data sheet. Please review this summary carefully.

- 1) Change V_{CC02} specification from V_{LI} 0.5 to V_{LI} 0.65 (PCN F62501).
- 2) Update mechanical specifications.

The following represent the key differences between 073096 and 111996 version of the DS5001FP data sheet. Please review this summary carefully.

1) Change V_{CC01} from V_{CC} - 0.3 to V_{CC} - 0.35.

The following represent the key differences between 111996 and 061297 version of the DS5001FP data sheet. Please review this summary carefully.

- 1) PF signal moved from V_{OL2} test specification to V_{OL1} . PCN No. (D72502)
- 2) AC characteristics for battery-backed SDI pulse specification added.

The following represent the key differences between 061297 and 051099 version of the DS5001FP data sheet. Please review this summary carefully.

- 1) Reduced absolute maximum voltage to $V_{CC} + 0.5V$.
- 2) Added note clarifying storage temperature specification is for non-battery-backed state.
- 3) Changed R_{RE} min (industrial temp range) from $40k\Omega$ to $30k\Omega$.
- 4) Changed V_{PFW} max (industrial temp range) from 4.5V to 4.6V.
- 5) Added industrial specification for I_{LI}.
- 6) Reduced t_{CE1HOV} and t_{CEHDV} from 10ns to 0ns.

The following represent the key differences between 051099 and 052499 version of the DS5001FP data sheet. Please review this summary carefully.

1) Minor markups and ready for approval.