1M EEPROM (128-kword \times 8-bit) Ready/Busy and RES function

HITACHI

ADE-203-028G (Z) Rev. 7.0 Oct. 31, 1997

Description

The Hitachi HN58C1001 is a electrically erasable and programmable ROM organized as 131072-word \times 8-bit. It has realized high speed, low power consumption and high reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 128-byte page programming function to make the write operations faster.

Features

Single supply: 5.0 V ± 10%
Access time: 150 ns (max)

• Power dissipation

Active: 20 mW/MHz, (typ)Standby: 110 μW (max)

• On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}

• Automatic byte write: 10 ms (max)

• Automatic page write (128 bytes): 10 ms (max)

Data polling and RDY/Busy

• Data protection circuit on power on/off

Conforms to JEDEC byte-wide standard

Reliable CMOS with MNOS cell technology

• 10⁴ erase/write cycles (in page mode)

• 10 years data retention

• Software data protection


• Write protection by \overline{RES} pin



Ordering Information

Type No.	Access time	Package
HN58C1001P-15	150 ns	600 mil 32-pin plastic DIP (DP-32)
HN58C1001FP-15	150 ns	525 mil 32-pin plastic SOP (FP-32D)
HN58C1001T-15	150 ns	8 × 14 mm 32-pin plastic TSOP (TFP-32DA)


Pin Arrangement



Pin Description

Pin name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
ŌĒ	Output enable
CE	Chip enable
WE	Write enable
V _{cc}	Power supply
V _{SS}	Ground
RDY/Busy	Ready busy
RES	Reset

Block Diagram



Operation Table

Operation	CE	OE	WE	RES	RDY/Busy	I/O
Read	V_{IL}	V_{IL}	V_{IH}	V_{H}^{*1}	High-Z	Dout
Standby	V_{IH}	×*2	×	×	High-Z	High-Z
Write	V _{IL}	V _{IH}	V _{IL}	V _H	High-Z to V _{OL}	Din
Deselect	V _{IL}	V _{IH}	V _{IH}	V _H	High-Z	High-Z
Write Inhibit	×	×	V _{IH}	×	_	_
	×	V_{IL}	×	×	_	_
Data Polling	V _{IL}	V _{IL}	V _{IH}	V _H	V _{OL}	Dout (I/O7)
Program reset	×	×	×	V_{IL}	High-Z	High-Z

Notes: 1. Refer to the recommended DC operating conditions.

2. x: Don't care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V _{SS}	V _{cc}	-0.6 to +7.0	V
Input voltage relative to V _{ss}	Vin	-0.5*1 to +7.0	V
Operating temperature range*2	Topr	0 to +70	°C
Storage temperature range	Tstg	–55 to +125	°C

Notes: 1. Vin min = -3.0 V for pulse width ≤ 50 ns

2. Including electrical characteristics and data retention

Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	4.5	5.0	5.5	V
	$\overline{V_{\mathtt{SS}}}$	0	0	0	V
Input voltage	V _{IL}	-0.3*1	_	0.8	V
	V_{IH}	2.2	_	V _{cc} + 0.3	V
	$\overline{V_{H}}$	Vcc - 0.5	5 —	V _{cc} + 1.0	V
Operating temperature	Topr	0	_	70	°C

Note: 1. V_{IL} (min): -1.0 V for pulse width ≤ 50 ns

DC Characteristics (Ta = 0 to +70 °C, V_{CC} = 5.0V \pm 10%)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I _{LI}	_	_	2* ¹	μΑ	V _{CC} = 5.5 V, Vin =5.5 V
Output leakage current	I _{LO}	_	_	2	μΑ	V _{cc} = 5.5 V, Vout = 5.5/0.4 V
Standby V _{cc} current	I _{CC1}	_	_	20	μΑ	$\overline{CE} = V_{CC}$
	I _{CC2}	_	_	1	mA	CE = V _{IH}
Operating V _{cc} current	I _{CC3}	_	_	15	mA	lout = 0 mA, Duty = 100%, Cycle = 1 μ s at V_{CC} = 5.5 V
		_	_	50	mA	lout = 0 mA, Duty = 100%, Cycle = 150 ns at V_{CC} = 5.5 V
Output low voltage	V _{OL}	_	_	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	2.4	_	_	V	I _{OH} = -400 μA

Notes: 1. I_{LI} on RES: 100 μA (max)

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	_	6	pF	Vin = 0 V
Output capacitance*1	Cout	_	_	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70 $\,^{\circ}$ C, V_{CC} = 5.0 V \pm 10%)

Test Conditions

• Input pulse levels: 0.4 V to 2.4 V

 $0 \text{ V to V}_{CC} (\overline{RES} \text{ pin})$

• Input rise and fall time: 20 ns

• Output load: 1TTL Gate +100 pF

• Reference levels for measuring timing: 0.8 V, 2.0 V

Read Cycle

HN58C1001-15

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}	_	150	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	t _{CE}	_	150	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE to output delay	t _{OE}	10	75	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t _{oH}	0	_	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
OE (CE) high to output float*1	t _{DF}	0	50	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
RES low to output float*1	t_{DFR}	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$
RES to output delay	t _{RR}	0	450	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$

Write Cycle


Parameter	Symbol	Min*2	Тур	Max	Unit	Test conditions
Address setup time	t _{AS}	0	_	_	ns	
Address hold time	t _{AH}	150	_	_	ns	
CE to write setup time (WE controlled)	t _{cs}	0	_	_	ns	
CE hold time (WE controlled)	t _{CH}	0	_	_	ns	
WE to write setup time (CE controlled)	t_{ws}	0	_	_	ns	
WE hold time (CE controlled)	t_{WH}	0	_	_	ns	
OE to write setup time	t _{oes}	0	_	_	ns	
OE hold time	t _{OEH}	0	_	_	ns	
Data setup time	t_{DS}	100	_	_	ns	
Data hold time	t_{\scriptscriptstyleDH}	10	_	_	ns	
WE pulse width (WE controlled)	t_{WP}	250	_	_	ns	
CE pulse width (CE controlled)	$t_{\scriptscriptstyle \mathrm{CW}}$	250	_	_	ns	
Data latch time	t_{\scriptscriptstyleDL}	300	_	_	ns	
Byte load cycle	t _{BLC}	0.55	_	30	μs	
Byte load window	t _{BL}	100	_	_	μs	
Write cycle time	t _{wc}	_	_	10*3	ms	
Time to device busy	t _{DB}	120	_	_	ns	
Write start time	t _{DW}	150*4	_	_	ns	
Reset protect time	t _{RP}	100	_	_	μs	
Reset high time*5	t _{RES}	1	_		μs	

Notes: 1. t_{DF} and t_{DFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.


- 2. Use this device in longer cycle than this value.
- 3. t_{WC} must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value.
- 4. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/Busy are used.
- 5. This parameter is sampled and not 100% tested.
- 6. A7 to A16 are page addresses and must be same within the page write operation.
- 7. See AC read characteristics.

Timing Waveforms


Read Timing Waveform




Byte Write Timing Waveform (1) (WE Controlled)




Byte Write Timing Waveform (2) ($\overline{\text{CE}}$ Controlled)




Page Write Timing Waveform (1) (WE Controlled)



Page Write Timing Waveform (2) (CE Controlled)



Data Polling Timing Waveform




Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


Notes: 1. I/O6 beginning state is "1".

- 2. I/O6 ending state will vary.
- 3. See AC read characteristics.
- 4. Any location can be used, but the address must be fixed.


Toggle bit Waveform



Software Data Protection Timing Waveform (1) (in protection mode)



Software Data Protection Timing Waveform (2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 127 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/ \overline{Busy} signal also allows status of the EEPROM to be determined. The RDY/ \overline{Busy} signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of write cycle, the RDY/ \overline{Busy} signal changes state to high impedance.

RES Signal

When \overline{RES} is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping \overline{RES} low when V_{CC} is switched. \overline{RES} should be high during read and programming because it doesn't provide a latch function.



WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

HITACHI

Write/Erase Endurance and Data Retention Time


The endurance is 10^4 cycles in case of the page programming and 10^3 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.

Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 20 ns or less in program mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data Protection at V_{CC} On/Off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.


Note: The EEPROM should be kept in unprogrammable state during V_{CC} on/off by using CPU RESET signal.



(1) Protection by \overline{RES}

The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's \overline{RES} pin. \overline{RES} should be kept V_{SS} level during V_{CC} on/off.


The EEPROM brakes off programming operation when \overline{RES} becomes low, programming operation doesn't finish correctly in case that \overline{RES} falls low during programming operation. \overline{RES} should be kept high for 10 ms after the last data input.



3. Software data protection

To prevent unintentional programming, this device has the software data protection (SDP) mode. The SDP is enabled by inputting the following 3 bytes code and write data. SDP is not enabled if only the 3 bytes code is input. To program data in the SDP enable mode, 3 bytes code must be input before write data.

The SDP mode is disabled by inputting the following 6 bytes code. Note that, if data is input in the SDP disable cycle, data can note be written.




The software data protection is not enabled at the shipment.

Note: There are some differences between Hitachi's and other company's for enable/disable sequence of software data protection. If there are any questions, please contact with Hitachi sales offices.


Package Dimensions

HN58C1001P Series (DP-32)




Package Dimensions (cont.)

HN58C1001FP Series (FP-32D)



Package Dimensions (cont.)

HN58C1001T Series (TFP-32DA)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111

Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A

Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München

Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 01628-585000

Fax: 01628-585160

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

HITACHI