Mobile SDRAM

512K x 16Bit x 2Banks Mobile Synchronous DRAM

FEATURES

- 2.5V power supply
- LVCMOS compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
 - CAS Latency (2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- Special Function Support.
 - PASR (Partial Array Self Refresh)
 - TCSR (Temperature compensated Self Refresh)
 - DS (Driver Strength)
- DQM for masking
- Auto & self refresh
- 32ms refresh period (2K cycle)

GENERAL DESCRIPTION

The M52S16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part NO.	MAX Freq.	Package	Comments
M52S16161A-8TG	125MHz	50 Pin TSOP(II)	Pb-free
M52S16161A-10TG	100MHz	50 Pin TSOP(II)	Pb-free
M52S16161A-8BG	125MHz	60 Ball VFBGA	Pb-free
M52S16161A-10BG	100MHz	60 Ball VFBGA	Pb-free

PIN CONFIGURATION (TOP VIEW)


	0]	
VDD	1	50	☐ Vss	
DQ0	2	49	☐ DQ15	
DQ1	3	48	DQ14	
Vssq	4	47	☐ Vssq	
DQ2	5	46	□ DQ13	
DQ3	6	45	DQ12	
VDDQ	7	44	☐ VDDQ	
DQ4	8	43	DQ11	
DQ5	9	42	DQ10	
Vssq	10	41	☐ Vssq	
DQ6	11	40	DQ9	
DQ7	12	39	DQ8	
VDDQ	13	38	☐ VDDQ	
LDQM	14	37	□ N.C/RFU	
WE	15	36	UDQM	
CAS	16	35	□ CLK	
RAS	17	34	☐ CKE	
CS	18	33	□ N.C	
BA	19	32	□ A9	
A10/AP	20	31	□ A8	
A0	21	30	□ A7	
A1	22	29	□ A6	
A2	23	28	□ A5	
A3	24	27	□ A4	50PIN TSOP(II)
VDD	25	26	☐ Vss	(400mil x 825mil)
			J	(0.8 mm PIN PITCH)

	1	2	3	4	5	6	7
А	VSS	(DQ15)				DQ0	VDD
В	DQ14	VSSQ				VDDQ	DQ1
С	DQ13	VDDQ				VSSQ	DQ2
D	DQ12	DQ11				DQ4	DQ3
E	DQ10	VSSQ				VDDQ	DQ5
F	DQ9	VDDQ				VSSQ	DQ6
G	DQ8	NC				NC	DQ7
Н	NC	NC				NC	NC
J	NC	(UDQM)				LDQM	WE
к	NC	CLK				RAS	CAS
L	CKE	NC				NC	(CS)
М	BA	(A9)				NC	NC
N	(A8)	(A7)				(A0)	(A10)
Р	A6	(A5)				(A2)	A1
R	vss	(A4)				(A3)	VDD

60 Ball VFBGA (6.4x10.1mm) (0.65mm ball pitch

Publication Date: May 2009
Revision: 1.6 1/32

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
cs	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, column address : CA0 ~ CA7
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, t _{SHZ} after the clock and masks the output. Blocks data input when L(U)DQM active.

Publication Date: May 2009

Revision: 1.6 2/32



DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin,Vout	-1.0 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 3.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	PD	0.7	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA= $0 \,^{\circ}\text{C} \sim 70 \,^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
	V _{DD}	2.3	2.5	2.7	V	
Supply voltage		2.3	2.5	2.7	V	
	VDDQ	1.65	-	2.7	V	1
Input logic high voltage	ViH	0.8 x VDDQ	-	VDDQ+0.3	V	2
Input logic low voltage	VIL	-0.3	0	0.3	V	3
Output logic high voltage	Vон	V _{DDQ} - 0.2	-	-	V	Iон =-0.1mA
Output logic low voltage	Vol	-	-	0.2	V	IoL = 0.1mA
Input leakage current	lıL	-10	-	10	uA	4
Output leakage current	loL	-10	-	10	uA	5

Note: 1. ESMT can support V_{DDQ} 2.5V (in general case) and 1.8V (in specific case) for V_{DD} 2.5V products. Please contact to sales. Dept. when considering the use for V_{DDQ} 1.8V (min 1.65V).

- 2.V_{IH} (max) = 3.0V AC for pulse width ≤ 3ns acceptable.
- $3.V_{IL}$ (min) = -1.0V AC for pulse width \leq 3ns acceptable.
- 4. Any input $0V \le V_{IN} \le V_{DDQ}$, all other pins are not under test = 0V.
- 5.Dout is disabled, $0V \le V_{OUT} \le V_{DDQ}$.

CAPACITANCE ($V_{DD} = 2.5V$, $T_A = 25 \degree C$, f = 1MHz)

Pin	Symbol	Min	Max	Unit
CLOCK	Cclk	-	4.0	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Cin	-	4.0	pF
ADDRESS	Cadd	-	4.0	pF
DQ0 ~DQ15	Соит	-	6.0	pF

Elite Semiconductor Memory Technology Inc. Publication Date: May 2009

Revision: 1.6 3/32



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $T_A = 0 \, ^{\circ}C \sim 70 \, ^{\circ}C$)

Parameter Symbo			Vers	J			
Parameter	Symbol	lest Conditio	n	-8	-10	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 trc≥ trc (min), tcc≥ tcc (min)	, IoL= 0mA	45	35	mA	1
Precharge Standby	ICC2P	CKE ≤ V և (max), tcc =15ns	15	50	uA		
Current in power-down mode	ICC2PS	CKE ≤ Vı∟(max), CLK ≤ Vı∟(max	$ \geq \operatorname{trc}(\min), \operatorname{tcc} \geq \operatorname{tcc}(\min), \operatorname{IoL} = 0 \operatorname{mA} $ $ \leq \leq \operatorname{VIL}(\max), \operatorname{tcc} = 15 \operatorname{ns} $ $ \leq \leq \operatorname{VIL}(\max), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \geq \operatorname{VIH}(\min), \overline{\operatorname{CS}} \geq \operatorname{VIH}(\min), \operatorname{tcc} = 15 \operatorname{ns} $ $ \operatorname{tut} \operatorname{signals} \operatorname{are} \operatorname{changed} \operatorname{one} \operatorname{time} \operatorname{during} \operatorname{30ns} $ $ \leq \geq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \operatorname{VIL}(\max), \operatorname{tcc} = 15 \operatorname{ns} $ $ \leq \leq \leq \leq \operatorname{VIL}(\max), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \leq \operatorname{VIH}(\min), \overline{\operatorname{CS}} \geq \operatorname{VIH}(\min), \operatorname{tcc} = 15 \operatorname{ns} $ $ \leq \leq \leq \leq \operatorname{VIH}(\min), \overline{\operatorname{CS}} \geq \operatorname{VIH}(\min), \operatorname{tcc} = 15 \operatorname{ns} $ $ \leq \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq \leq \leq \leq \leq \leq \operatorname{VIH}(\min), \operatorname{CLK} \leq \operatorname{VIL}(\max), \operatorname{tcc} = \infty $ $ \leq \leq$		50	uA	
Precharge Standby Current in non	ICC2N	, , , , ,	$KE \ge V_{IH}(min), \ \overline{CS} \ge V_{IH}(min), \ tcc = 15ns$ but signals are changed one time during 30ns			mA	
power-down mode	Icc2NS	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max Input signals are stable	2	2	mA		
Active Standby Current	Іссзр	CKE ≤ V և (max), tcc =15ns		3		m Λ	
in power-down mode	Icc3PS	CKE ≤ VIL(max), CLK≤ VIL(r	max), $tcc = \infty$	3		mA	
Active Standby Current in non power-down	Іссзи		10		mA		
in non power-down mode (One Bank Active)		CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max Input signals are stable	3		mA		
Operating Current (Burst Mode)	Icc4	IoL= 0 mA, Page Burst All Band Activated, t _{CCD} = t _{CCD}	(min)	45	35	mA	1
Refresh Current	Icc5	trc≥trc(min)		45	35	mA	2
			TCSR range	45	70	°C	
			2 Banks	100	120		
Self Refresh Current	Icc6	CKE ≤ 0.2V	1 Bank	95	110		
			1/2 Bank	90	100	uA	
			1/4 Bank	85	90		
Deep Power Down Current	Ісст	CKE ≤ 0.2V		1	0	uA	

Note: 1.Measured with outputs open. Addresses are changed only one time during tcc(min).

2.Refresh period is 32ms. Addresses are changed only one time during tcc(min).


Publication Date: May 2009

Revision: 1.6 4/32



AC OPERATING TEST CONDITIONS (VDD=2.5V \pm 0.2V, TA= 0 °C \sim 70 °C)

Parameter	Value	Unit
Input levels (Vih/Vil)	0.9 x V _{DDQ} / 0.2	V
Input timing measurement reference level	0.5 x Vddq	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	0.5 x Vddq	V
Output load condition	See Fig.2	



OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Vers	sion	Unit	Note	
Farameter	Syllibol	-8	-10	Oilit	Note	
Row active to row active delay	trrd(min)	16	20	ns	1	
RAS to CAS delay	trcd(min)	24	30	ns	1	
Row precharge time	t _{RP} (min)	20	20	ns	1	
Dow active time	tras(min)	40 50		ns	1	
Row active time	tras(max)	100		us		
Row cycle time	trc(min)	56	70	ns	1	
Last data in to new col. Address delay	tcdl(min)		1	CLK	2	
Last data in to row precharge	trdl(min)	:	2	CLK	2	
Last data in to burst stop	t _{BDL} (min)	1		CLK	2	
Col. Address to col. Address delay	tccp(min)	1		CLK	3	
Number of valid output data	CAS latency=3	-	2	ea	4	
Number of valid output data	CAS latency=2		1	ea	4	

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop. The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.

Publication Date: May 2009

Elite Semiconductor Memory Technology Inc. Revision: 1.6 5/32

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Cumbal		-8		-10	I Imit	Note
Para	meter	Symbol	Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS Latency =3	tcc	8	1000	10	1000		1
CLR cycle time	CAS Latency =2		15	1000	15	1000	ns	ı
CLK to valid	CAS Latency =3	tore	1	7	1	9	nc	1
output delay	CAS Latency =2	t sac	-	12	-	12	ns	'
Output data hold	time	tон	2.5	-	2.5	-	ns	2
CLK high pulse w	CLK high pulse width		3	-	3	-	ns	3
CLK low pulse wi	dth	tcl	3	-	3	-	ns	3
Input setup time		tss	3	-	3	-	ns	3
Input hold time		tsн	1	-	1	-	ns	3
CLK to output in Low-Z		tslz	1	-	1	-	ns	2
CLK to output in	CAS Latency =3	tour	-	7	-	7	20	
Hi-Z	CAS Latency =2	t shz	-	8	-	9	ns	

*All AC parameters are measured from half to half.

Note: 1. Parameters depend on programmed CAS latency.

Publication Date: May 2009

Revision: 1.6

^{2.}If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.

^{3.} Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

Mode Register

BA x	A10 x	A9	A8 0	A7	A6	A5 TMOE	A4 DE	A3 WT	A2	A1 BL	A0	Address bus Burst Read and	Single Write (for Write	
0	0	0	0	0	•	TMOD		WT		BL		Through Cache) Mode Register S	,	x =Don't ca	re
													A2-A0	WT=0	WT=1
													000	1	1
											Burst length	001	2	2	
									L				010	4	4
												Burst length	011	8	8
													100	R	R
													101	R	R
													110	R	R
													111	Full page	R
												Wrap type	0	Sequentia	ıl
								•				wrap type	1	Interleave	
													Å6-A4	CAS L	atency
													000	F	?
													001	F	?

 A6-A4
 CAS Latency

 000
 R

 001
 R

 010
 2

 011
 3

 100
 R


 101
 R

 110
 R

 111
 R

Mode Register Write Timing

Remark R : Reserved



Publication Date: May 2009

Revision: 1.6 7/32

Extended Mode Register

BA	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	A0	Addre	ess bus		
1	0	0	0	0	D	S	Χ	Χ		PAS	R	Exten	ded Mode F	Register Set	x =Don't care
													A2-A0	Self Refre	esh Coverage
												000		2	Banks
													001	1 Bank (E	Bank 0, BA=0)
									_		1		010	1/2 Bank	(BA=A10=0)
											Р	ASR	011		R
													100		R
													101	1/4 Bank (E	BA=A10=A9=0)
													110		R
													111		R

	A6-A5	Driver Strength
	00	Full Strength
DS	01	1/2 Strength
	10	1/4 Strength
	11	R

Remark R : Reserved

Publication Date: May 2009 Revision: 1.6 8/32

 ${\it Elite \ Semiconductor \ Memory \ Technology \ Inc.}$



Burst Length and Sequence

(Burst of Two)

Starting Address	Sequential Addressing	Interleave Addressing
(column address A0 binary)	Sequence (decimal)	Sequence (decimal)
0	0,1	0,1
1	1,0	1,0

(Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3.2.1.0

(Burst of Eight)

Starting Address	Sequential Addressing	Interleave Addressing
(column address A2-A0, binary)	Sequence (decimal)	Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 1Mx16 device.

POWER UP SEQUENCE

- 1.Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4.Issue 2 or more auto-refresh commands.
- 5.Issue a mode register set command to initialize the mode register.
- 6.Issue an extended mode register set command to define special function of the device after normal MRS.
- Cf.)Sequence of 4~6 is regardless of the order.

Publication Date: May 2009

Revision: 1.6 9/32



SIMPLIFIED TRUTH TABLE

C	OMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	ВА	A10/AP	A9~A0	Note
	Mode Registe	er Set	Н	Χ	L	L	L	L	Χ		OP CO	DE	1,2
Register	Extended Mo	de Register	Н	Х	L	L	L	L	Х		OP CO	DE	1,2
	Auto Refresh	_	Н	Н	L	1	L	Н	Х		Х		3
Refresh	0 1/ 5 /	Entry	• • • • • • • • • • • • • • • • • • • •	L	_	_	_						3
	Self Refresh	Exit	L	Н	L H	H X	H X	H X	Х		Χ		3
Bank Active & Roy	v Addr.		Н	Х	L.	L	H	H	Х	V	Row A	ddress	
Read &	Auto Prechar	ge Disable	Н	Х	L	Н	L	Н	Х	٧	L	Column	4
Column Address	Auto Prechar	ge Enable									Н	(A0~A7)	4,5
Write & Column	Auto Precharge Disable		Н	Х	L	Н	L	L	Х	\/	L	Column	4
Address	Auto Prechar	ge Enable	11	^	L	''	_	_	^	ľ	Н	Address (A0~A7)	4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank Selection Both Banks	on	Н	Х	L	L	Н	L	Х	X	L H	Х	4
Clock Suspend or		Entry	Н	L	H	X	X	X	Х		×		
Active Power Dov	vn	Exit	L	Н	X	X	X	X	Х	i	^		
Precharge Power	Down Mode	Entry	Н	L	H L	X H	X H	X	Х				
g		Exit	L	Н	H L	X	X	X	Х		V Row Address V L Column Address H (A0~A7) V L Column Address (A0~A7) X V L		
DQM	H X					V		Х		7			
No Operation Cor	nmand		H	Х	H	X	X H	X	Х	X –			
Deep Power Dow	n Mode	Entry Exit	H	L	L	H	H	L	X		Х		

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

Note:

1. OP Code: Operation Code

A0~ A10/AP, BA: Program keys.(@MRS). BA=0 for MRS and BA=1 for EMRS.

2. MRS/EMRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS/EMRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at both banks idle state.

4. BA: Bank select address.

Elite Semiconductor Memory Technology Inc.

If "Low": at read, write, row active and precharge, bank A is selected.

If "High": at read, write, row active and precharge, bank B is selected.

If A10/AP is "High" at row precharge, BA ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.


Another bank read /write command can be issued after the end of burst. New row active of the associated bank can be issued at trp after the end of burst.


- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: May 2009

Revision: 1.6 10/32

Single Bit Read-Write-Read Cycle (Same Page) @ CAS Latency=3, Burst Length=1





Publication Date: May 2009

Revision: 1.6 11/32

*Note: 1. All inputs expect CKE & DQM can be don't care when $\overline{\text{CS}}$ is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

ВА	Active & Read/Write
0	Bank A
1	Bank B

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
0	1	Disable auto precharge, leave bank B active at end of burst.
1	0	Enable auto precharge, precharge bank A at end of burst.
'	1	Enable auto precharge, precharge bank B at end of burst.


4. A10/AP and BA control bank precharge when precharge command is asserted.

A10/AP	ВА	precharge
0	0	Bank A
0	1	Bank B
1	Х	Both Banks

Publication Date: May 2009 Revision: 1.6 12/32

Elite Semiconductor Memory Technology Inc.

Publication Date:






Extened Mode Register Set

Publication Date: May 2009 Revision: 1.6 13/32





- *Note: 1. Minimum row cycle times is required to complete internal DRAM operation.
 - 2. Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
 - 3. Access time from Row active command. tcc*(trcd +CAS latency-1)+tsac
 - Ouput will be Hi-Z after the end of burst.(1,2,4,8 bit burst)
 Burst can't end in Full Page Mode.


Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009
Revision: 1.6

14/32

: Don't care

Page Read & Write Cycle at Same Bank @ Burst Length=4




- *Note: 1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
 - 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
 - 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Publication Date: May 2009 Revision: 1.6 15/32

Elite Semiconductor Memory Technology Inc.

Publication D

Page Read Cycle at Different Bank @ Burst Length=4




*Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Publication Date: May 2009

Revision: 1.6 16/32

Page Write Cycle at Different Bank @ Burst Length = 4



*Note: 1. To interrupt burst write by row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by row precharge, both the write and the precharge banks must be the same.


Publication Date: May 2009

Revision : 1.6 17/32

M52S16161A

ESMT

Read & Write Cycle at Different Bank @ Burst Length = 4




*Note: 1. tcpl should be met to complete write.

Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009

Revision: 1.6 18/32

Read & Write Cycle with auto Precharge @ Burst Length =4




:Don't Care

*Note: 1. tcpl should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)

Publication Date: May 2009

Revision: 1.6 19/32

Clock Suspension & DQM Operation Cycle @ CAS Latency=2, Burst Length=4



:Don't Care


*Note: 1. DQM is needed to prevent bus contention.

Elite Semiconductor Memory Technology Inc.

Publication Date: May 2009

Revision: 1.6 20/32

Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length =Full page



:Don't Care

*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.


2. About the valid DQs after burst stop, it is same as the case of RAS interrupt. Both cases are illustrated above timing diagram. See the label 1, 2 on them. But at burst write, burst stop and RAS interrupt should be compared carefully. Refer the timing diagram of "Full page write burst stop cycle".

3. Burst stop is valid at every burst length.

Publication Date: May 2009 Revision: 1.6 21/32

Downloaded from Elcodis.com electronic components distributor

Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length =Full page



*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trad.


DQM at write interrupted by precharge command is needed to prevent invalid write.

Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.

Publication Date: May 2009 Revision: 1.6 **22/32**

Burst Read Single bit Write Cycle @ Burst Length=2



*Note: 1. BRSW modes is enabled by setting A9 "High" at MRS (Mode Register Set).


At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.

> Publication Date: May 2009 23/32

Elite Semiconductor Memory Technology Inc. Revision: 1.6

Active/Precharge Power Down Mode @ CAS Latency=2, Burst Length=4



: Don't care


*Note: 1. Both banks should be in idle state prior to entering precharge power down mode.

- 2. CKE should be set high at least 1CLK+tss prior to Row active command.
- 3. Can not violate minimum refresh specification. (32ms)

Publication Date: May 2009 24/32

Elite Semiconductor Memory Technology Inc. Revision: 1.6

Deep Power Down Mode Entry & Exit Cycle



Note:

DEFINITION OF DEEP POWER MODE FOR Mobile SDRAM:

Deep Power Down Mode is an operating mode to achieve maximum power reduction by cutting the power of the whole memory of the device. Once the device enters in Deep Power Down Mode, data will not be retained. Full initialization is required when the device exits from Deep Power Down Mode.

TO ENTER DEEP POWER DOWN MODE

- 1) The deep power down mode is entered by having \overline{CS} and \overline{WE} held low with \overline{RAS} and \overline{CAS} high at the rising edge of the clock. While CKE is low.
- 2) Clock must be stable before exited deep power down mode.
- 3) Device must be in the all banks idle state prior to entering Deep Power Down mode.

TO EXIT DEEP POWER DOWN MODE

- 4) The deep power down mode is exited by asserting CKE high.
- 5) 200 μ s wait time is required to exit from Deep Power Down.
- 6) Upon exiting deep power down an all bank precharge command must be issued followed by two auto refresh commands and a load mode register sequence.


Publication Date: May 2009 Revision: 1.6 25/32

Elite Semiconductor Memory Technology Inc.

Publication Date

M52S16161A

Self Refresh Entry & Exit Cycle



: Don't care

*Note: TO ENTER SELF REFRESH MODE


- 1. CS, RAS & CAS with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum tRC is required after CKE going high to complete self refresh exit.
- 7. 2K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.

Publication Date: May 2009

Revision: 1.6 26/32



*Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

Elite Semiconductor Memory Technology Inc.


*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2.Minimum 2 clock cycles should be met before new RAS activation.
- 3.Please refer to Mode Register Set table.

Publication Date: May 2009

Revision: 1.6 27/32

Extended Mode Register Set Cycle



*Both banks precharge should be completed before Extended Mode Register Set cycle.

EXTENDED MODE REGISTER SET CYCLE


- *Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal extended mode register.
 - 2.Minimum 2 clock cycles should be met before new RAS activation.
 - 3. Please refer to Extended Mode Register Set table.

Publication Date: May 2009 Revision: 1.6 28/32

M52S16161A



PACKAGE DIMENSIONS 50-LEAD TSOP(II) SDRAM(400mil)



Symbol		Dimension in mm			Dimension in inch			
Syllibol	Min	Nom	Max	Min	Nom	Max		
Α	-	-	1.20	-	-	0.047		
A1	0.051	0.127	0.203	0.002	0.005	0.008		
A2	0.95	1.00	1.05	0.037	0.039	0.041		
В	0.30	-	0.45	0.012	-	0.018		
B1	0.30	0.35	0.40	0.012	0.014	0.016		
С	0.12	-	0.21	0.005	-	0.008		
C1	0.10	0.127	0.16	0.004	0.005	0.006		
D	20.82	20.95	21.08	0.820	0.825	0.830		
E	11.56	11.76	11.96	0.455	0.463	0.471		
E1	10.03	10.16	10.29	0.394	0.400	0.405		
L	0.40	0.50	0.60	0.016	0.020	0.024		
L1		0.80 REF		0.031 REF				
е		0.80 BSC		0.031 BSC				
θ	0	-	8	0	-	8		


Publication Date: May 2009

Revision: 1.6 29/32

PACKING 60-BALL

DIMENSIONS

SDRAM (6.4x10.1 mm)



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
\mathbf{A}_1	0.20	0.25	0.30	0.008	0.010	0.012
A_2	0.61	0.66	0.71	0.024	0.026	0.028
Фь	0.30	0.35	0.40	0.012	0.014	0.016
D	6.30	6.40	6.50	0.248	0.252	0.256
Е	10.00	10.10	10.20	0.394	0.398	0.402
D ₁		3.90			0.154	
E ₁		9.10			0.358	
е		0.65			0.026	

Controlling dimension: Millimeter.

Publication Date: May 2009 Revision: 1.6 30/32



Revision History

Revision	Date	Description
0.1	2004.10.21	ORIGINAL
0.2	2004.11.10	Add one more selection of VDDQ(page3) Modify Vih(max) (Page3)
0.3	2005.05.10	Delete M12S16161A-8T Delete CL=1 Modify tSAC spec
1.0	2005.06.15	Delete Preliminary Delete –8T of page 4
1.1	2006.04.11	Modify part no. at ever page. (M12L16161A → M52S16161A)
1.2	2006.09.07	Add BGA to ordering information.
1.3	2007.03.26	Correct ordering information.
1.4	2007.05.03	刪除 BGA 球型陣列標示
1.5	2007.05.09	Add – 8 spec.
1.6	2009.05.26	1. Correct the voltage of absolute maximum ratings and the note for V _{IH} 2. Fill in the value of I _{CC2P} , I _{CC2N} , I _{CC2NS} , I _{CC3P} , I _{CC3PS} , and I _{CC3NS} 3. Correct Power Up Sequence for EMRS and add the chart of EMRS 4. Add the char of Deep Power Down Mode 5. Modify the description about self refresh operation 6. Modify the specification of I _{CC2PS} and I _{CC3N}

Publication Date: May 2009 Revision: 1.6 31/32

 ${\it Elite \ Semiconductor \ Memory \ Technology \ Inc.}$

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: May 2009

Revision: 1.6