SDRAM

512K x 16Bit x 2Banks

Synchronous DRAM

FEATURES

- 2.5V power supply
- LVCMOS compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
 - CAS Latency (1, 2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- Special Function Support.
 - PASR (Partial Array Self Refresh)
 - TCSR (Temperature compensated Self Refresh)
 - DS (Driver Strength)
- DQM for masking
- Auto & self refresh
- 32ms refresh period (2K cycle)

GENERAL DESCRIPTION

The M52S16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part NO.	MAX Freq.	Interface	Package	Comments
M52S16161A-8TG	125MHz	LVCMOS	50 TSOP(II)	Pb-free
M52S16161A-10TG	100MHz	LVCMOS	50 TSOP(II)	Pb-free
M52S16161A-8BG	125MHz	LVCMOS	60 Ball VFBGA	Pb-free
M52S16161A-10BG	100MHz	LVCMOS	60 Ball VFBGA	Pb-free

PIN CONFIGURATION (TOP VIEW)


	Γ						1 2	3
VDD		1	50	Vss		A [(VSS) (DQ15)	
DQ0		2	49	☐ DQ15				
DQ1		3	48	☐ DQ14		В	(DQ14) (VSSQ)	
Vssq		4	47	VssQ		С	(DQ13) (VDDQ)	
DQ2	П	5	46	☐ DQ13		Ĭ		
DQ3		6	45	DQ12		D	(DQ12) (DQ11)	
VDDQ		7	44	VDDQ			\sim	
DQ4		8	43	DQ11		Е	(DQ10) (VSSQ)	
DQ5		9	42	DQ10		_	$\tilde{\bigcirc}$	
Vssq	П	10	41	Vssq		F	(DQ9) (VDDQ)	
DQ6		11	40	DQ9		G	DQ8 NC	
DQ7		12	39	DQ8				
VDDQ		13	38	VDDQ		н	(NC)(NC)	
LDQM		14	37	N.C/RFU			NC (UDQM)	
WE		15	36	UDQM		J	NC (ODGM)	
CAS		16	35	CLK		к	NC CLK	
RAS		17	34	CKE			\sim	
CS		18	33	☐ N.C		L	(CKE) (NC)	
BA		19	32	☐ A9			$\overline{\bigcirc}$	
A10/AP		20	31	□ A8		М	BA A9	
A0		21	30	☐ A7		N	(A8) (A7)	
A1		22	29	☐ A6				
A2		23	28	_ A5		Р	(A6)(A5)	
A3		24	27	_ A4	50PIN TSOP(II)			
VDD	9	25	26	Vss	(400mil x 825mil) (0.8 mm PIN PITCH)	R	VSS A4	
					*			

60 Ball VFBGA (6.4x10.1mm) (0.65mm ball pitch)

Elite Semiconductor Memory Technology Inc.

Publication Date: May. 2007 Revision: 1.5 1/29

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, column address : CA0 ~ CA7
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with \overline{RAS} low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when L(U)DQM active.

Publication Date: May. 2007

Revision: 1.5 **2/29**

DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin,Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	Po	0.7	W
Short circuit current	los	50	MA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, $T_A = 0 \,^{\circ}\text{C} \sim 70 \,^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
	V _{DD}	2.3	2.5	2.7	V	
Supply voltage		2.3	2.5	2.7	V	
	Vddq	1.65	ī	2.7	V	1
Input logic high voltage	Vih	0.8 x VDDQ	ī	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.3	V	2
Output logic high voltage	Vон	VDDQ - 0.2	1	Ī	V	Іон =-0.1mA
Output logic low voltage	Vol	-	ī	0.2	V	IoL = 0.1mA
Input leakage current	lı∟	-10	-	10	uA	3
Output leakage current	Ю	-10	Ī	10	uA	4

Note: 1. ESMT can support VDDQ 2.5V (in general case) and 1.8V (in specific case) for VDD 2.5V products. Please contact to sales. Dept. when condisering the use fo VDDQ 1.8V (min 1.65V).

- 2.V_{IH} (max) = 4.6V AC for pulse width ≤ 3ns acceptable.
- $3.V_{IL}$ (min) = -1.0V AC for pulse width \leq 3ns acceptable.
- 4. Any input $0V \le V_{IN} \le V_{DDQ}$, all other pins are not under test = 0V.
- 5.Dout is disabled, $0V \leq V_{OUT} \leq V_{DDQ}$.

CAPACITANCE (VDD = 2.5V, TA = $25 \,^{\circ}$ C, f = 1MHz)

Pin	Symbol	Min	Max	Unit
CLOCK	Cclk	-	4.0	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Cin	-	4.0	pF
ADDRESS	Cadd	-	4.0	pF
DQ0 ~DQ15	Соит	-	6.0	pF

Elite Semiconductor Memory Technology Inc.

Publication Date: May. 2007
Revision: 1.5

3/29

Downloaded from Elcodis.com electronic components distributor

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $T_A = 0 \,^{\circ}\text{C} \sim 70 \,^{\circ}\text{C}$)

Parameter	Symbol	Test Condition		CAS	Ver	sion		
Parameter	Symbol	rest Condition		Latency	-8	-10	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 tRc ≥ tRc (min), tcc ≥ tcc (min).	, lot= 0	mA	45	35	mA	1
Precharge Standby	Ісс2Р	CKE ≤ V _{IL} (max), tcc =15ns				-	mA	
Current in power-down mode	ICC2PS	CKE ≤ VIL(max), CLK ≤ VIL(max	i), tcc =	8	0	0.2	mA	
Precharge Standby Current in non	Ісс2N	CKE ≥ V _{IH} (min), CS ≥ V _{IH} (min) Input signals are changed one	•			-	mA	
power-down mode	Icc2NS	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max) Input signals are stable), tcc =	∞		-	mA	
Active Standby Current n power-down mode Active Standby Current n power-down mode Active Standby Current n non power-down mode (One Bank Active)	Іссзр	CKE ≤ V _{IL} (max), tcc =15ns			mA			
in power-down mode	Іссзрѕ	CKE ≤ VIL(max), CLK≤ VIL(r	nax), to	cc = ∞		-		
Active Standby Current in non power-down	Іссзи	CKE \geq V _{IH} (min), $\overline{CS} \geq$ V _{IH} (mir Input signals are changed one	1	mA				
mode (One Bank Active)	Іссзиѕ	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max Input signals are stable	(), tcc=		-	mA		
Operating Current (Burst Mode)	Icc4	IoL= 0Ma, Page Burst All Band Activated, tCCD = tCC	D (min)	45	35	mA	1
Refresh Current	Icc5	trc≥trc(min)			45	35	mA	2
			TCSF	R range	70	45	°C	
			2 B	anks	120	100		
Self Refresh Current	Icc6	CKE≤0.2V	1 B	ank	110	95	uA	
			1/2 Bank		100	90		
			1/4 B	ank	90	85		
Deep Power Down Current	Ісст	CKE≤0.2V			1	10	uA	


Note: 1.Measured with outputs open. Addresses are changed only one time during tcc(min).

2.Refresh period is 32ms. Addresses are changed only one time during tcc(min).

Publication Date: May. 2007 Revision: 1.5 4/29

AC OPERATING TEST CONDITIONS (VDD= $2.5V \pm 0.2V$,TA= $0 \,^{\circ}$ C ~ $70 \,^{\circ}$ C)

Parameter	Value	Unit
Input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x Vddq	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	0.5 x Vddq	V
Output load condition	See Fig.2	



(Fig.1) DC Output Load circuit

(Fig.2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Cumbal	Ver	sion	Unit	Note
Farameter	Symbol	-8 -10 RRD(min) 16 20 RCD(min) 24 30 RP(min) 20 20 RAS(min) 40 50 RAS(max) 100 RDL(min) 1 (0) RDL(min) 2 (0) RDL(min) 1 (0) RDL(min)	Onit	Note	
Row active to row active delay	trrd(min)	16	20	ns	1
RAS to CAS delay	trcd(min)	24	30	ns	1
Row precharge time	t _{RP} (min)	20	20	ns	1
Row active time	tras(min)	40	50	ns	1
Now active time	tras(max)	1	00	us	
Row cycle time	trc(min)	56	70	ns	1
Last data in to new col. Address delay	tcpL(min)		1	CLK	2
Last data in to row precharge	trdl(min)		2	CLK	2
Last data in to burst stop	t _{BDL} (min)		1	CLK	2
Col. Address to col. Address delay	tccp(min)		1	CLK	3
	CAS latency=3		2		
Number of valid output data	CAS latency=2		1	ea	4
	CAS latency=1		0		

- Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 - Minimum delay is required to complete write.
 - 3. All parts allow every cycle column address change.
 - 4. In case of row precharge interrupt, auto precharge and read burst stop. The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.

Publication Date: May. 2007 5/29

Elite Semiconductor Memory Technology Inc. Revision: 1.5

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Dava		Cumbal		-8	,	-10	Unit	Note	
Para	meter	Symbol	Min	Max	Min	Max	Unit	Note	
CLK cycle time	CAS Latency =3	tcc	8	1000	10	1000	ns	1	
CLK Cycle time	CAS Latency =2		15	1000	15	1000		1	
CLK to valid	CAS Latency =3	tous	-	7	-	9	ns	1	
output delay	CAS Latency =2	t sac	-	12	-	12		'	
Output data hold	time	tон	2.5		2.5		ns 2		
CLK high pulse w	vidth	tсн	3		3		ns	3	
CLK low pulse wi	dth	tcl	3		3		ns	3	
Input setup time		tss	3		3		ns	3	
Input hold time		tsн	1		1		ns	3	
CLK to output in	tslz	1		1		ns	2		
CLK to output in	CAS Latency =3	tsHz	-	7	-	7	20		
Hi-Z	CAS Latency =2		-	8	-	9	ns		

*All AC parameters are measured from half to half.

Note: 1. Parameters depend on programmed CAS latency.

Publication Date: May. 2007 Revision: 1.5 6/29

^{2.}If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.

^{3.} Assumed input rise and fall time (tr & tf)=1ns.


If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

Mode Register

BA	A10	Α9	Α8	Α7	Α6	Α5	A4	A3	A2	A1	Α0	Address bus					
Х	Х	1	0	0	L	TMOE	DE	WT		BL		Burst Read and	Single Write (ingle Write (for Write			
												Through Cache)					
0	0	0	0	0	Ľ	TMOD	E	WT		BL		Mode Register S	Set	x =Don't ca	re		
													A2-A0	WT=0	WT=1		
													000	1	1		
													001	2	2		
													010	4	4		
												Burst length	011	8	8		
													100	R	R		
													101	R	R		
													110	R	R		
													111	Full page	R		
												Wrap type	0	Sequentia	al		
								•				vviap type	1	Interleave			
						-											
													Á6-A4	CAS L	atency		
													000	F	₹		
													001	F	₹		

Latency mode

Mode Register Write Timing



Publication Date: May. 2007

Revision: 1.5 7/29

010

011 100

101 110

111

R

R

R

Remark R: Reserved

Extended Mode Register

BA	Ą	A10	A9	A8	Α7	A6	A5	A4	A3	A2	A1 .	Α0	Addre	ss bus		
	1	0	0	0	0	D:	S	Χ	Χ		PASE	₹	Exten	ded Mode I	Register Se	et x =Don't care
														A2-A0		WT=0
														000		2 Banks
														001	1 Ban	k (Bank 0, BA=0)
														010	1/2 B	ank (BA=A10=0)
												P	ASR	011		R
														100		R
														101	1/4 Ban	k (BA=A10=A9=0)
														110		R
														111		R
											-					

Remark R: Reserved

Publication Date: May. 2007

Revision: 1.5 8/29



Burst Length and Sequence

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
0	0,1	0,1
1	1.0	1.0

(Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

(Burst of Eight)

Starting Address	Sequential Addressing	Interleave Addressing
(column address A2-A0, binary)	Sequence (decimal)	Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 1Mx16 divice.

POWER UP SEQUENCE

- 1.Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4.Issue 2 or more auto-refresh commands.
- 5. Issue mode register set command to initialize the mode register.
- Cf.) Sequence of 4 & 5 is regardless of the order.

Elite Semiconductor Memory Technology Inc.

Publication Date: May. 2007

Revision: 1.5 9/29



SIMPLIFIED TRUTH TABLE

C	COMMAND					RAS	CAS	WE	DQM	ВА	A10/AP	A9~A0	Note
	Mode Registe	er Set	Н	Х	L	L	L	L	Χ		OP CODE		1,2
Register	Extended Mo	de Register	Ι	Х	ا	L	L	L	Х	OP CODE		1,2	
	Auto Refresh	Н	Н	L	-	L	Н	Х	_		Х		
Refresh		Entry	- 11	L	_	_	_	- ' '	^				3
	Self Refresh	Exit	L	Н	L H	H X	H X	H X	Х		Х		3
Bank Active & Rov	w Addr.		Η	Х	L	L	Н	Η	Х	V	Row A	ddress	
Read &	Auto Prechar	ge Disable	Н	Х	L	Н	L	Н	Х	٧	L	Column Address	4
Column Address	Auto Prechar	ge Enable									Н	(A0~A7)	4,5
Write & Column	Auto Precharge Disable		Н	Х	L	Н	L	L	Х	V	L	Column	4
Address	Auto Precharge Enable				_					•	Н	Address (A0~A7)	4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank Selection Both Banks	n	Н	Х	L	L	Н	L	Х	X	L H	Х	4
Clock Suspend or		Entry	Н	L	H	X V	X V	X V	Х	X			
Active Power Dov	vn	Exit	L	Н	Χ	Х	Х	Х	Х	1 ^ <u> </u>			
Precharge Power	Down Mode	Entry	Н	L	H	X H	X H	X H	Х				
Exit		Exit	L	Н	Н	X V	X V	X V	Х	X			
DQM	Н			X			V		Х		7		
No Operation Cor	H	Х	Н	X	X	X H	Х		Х				
Deep Power Down Mode Entry Exit			H L	L	L	H X	H X	L X	X		Х		

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

Note:

1. OP Code: Operation Code

A0~ A10/AP, BA: Program keys.(@MRS). BA=0 for MRS and BA=1 for EMRS.

2. MRS/EMRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at both banks idle state.

4. BA: Bank select address.

If "Low": at read, write, row active and precharge, bank A is selected.

If "High": at read, write, row active and precharge, bank B is selected.

If A10/AP is "High" at row precharge, BA ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.


Another bank read /write command can be issued after the end of burst. New row active of the associated bank can be issued at trp after the end of burst.


- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes

Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: May. 2007 Revision: 1.5 10/29

Single Bit Read-Write-Read Cycle (Same Page) @CAS Latency=3, Burst Length=1





Publication Date: May. 2007 Revision: 1.5 11/29

*Note: 1. All inputs expect CKE & DQM can be don't care when $\overline{\text{CS}}$ is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

ВА	Active & Read/Write
0	Bank A
1	Bank B

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
	1	Disable auto precharge, leave bank B active at end of burst.
1	0	Enable auto precharge, precharge bank A at end of burst.
	1	Enable auto precharge, precharge bank B at end of burst.


4.A10/AP and BA control bank precharge when precharge command is asserted.


A10/AP	ВА	precharge
0	0	Bank A
0	1	Bank B
1	Χ	Both Banks

Publication Date: May. 2007

Revision: 1.5 12/29

Power Up Sequence






Publication Date: May. 2007 Revision: 1.5 13/29

Revision: 1.5

Read & Write Cycle at Same Bank @Burst Length = 4




*Note: 1.Minimum row cycle times is required to complete internal DRAM operation.

- 2.Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3.Access time from Row active command. tcc*(trcd +CAS latency-1)+tsac
- 4.Ouput will be Hi-Z after the end of burst.(1,2,4,8 bit burst)
 Burst can't end in Full Page Mode.

Publication Date: May. 2007 Revision: 1.5 14/29

Page Read & Write Cycle at Same Bank @ Burst Length=4




- *Note:1.To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
 - $2. Row\ precharge\ will\ interrupt\ writing.\ Last\ data\ input,\ trpl \ before\ Row\ precharge,\ will\ be\ written.$
 - 3.DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Publication Date: May. 2007 Revision: 1.5 15/29

Elite Semiconductor Memory Technology Inc.

Publication

Page Read Cycle at Different Bank @ Burst Length=4




*Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going dege.

2.To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Publication Date: May. 2007

Revision: 1.5 16/29

Page Write Cycle at Different Bank @Burst Length = 4



: Don't care


*Note: 1.To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2.To interrupt burst write by row precharge, both the write and the precharge banks must be the same.

Publication Date: May. 2007

Revision: 1.5 17/29

Read & Write Cycle at Different Bank @ Burst Length = 4




*Note: 1.tcpl should be met to complete write.

Elite Semiconductor Memory Technology Inc.

Publication Date: May. 2007 Revision: 1.5 18/29

Read & Write Cycle with auto Precharge @ Burst Length =4




:Don't Care

*Note: 1.tcpl Should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)

Publication Date: May. 2007 Revision: 1.5 19/29

Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4



:Don't Care


*Note:1.DQM is needed to prevent bus contention.

Elite Semiconductor Memory Technology Inc.

Publication Date: May. 2007

Revision: 1.5 20/29

Read Interrupted by Precharge Command & Read Burst Stop Cycle @Burst Length =Full page



:Don't Care

*Note: 1.Burst can't end in full page mode, so auto precharge can't issue.

2. About the valid DQs after burst stop, it is same as the case of RAS interrupt.

Both cases are illustrated above timing diagram. See the label 1,2 on them.

But at burst write, burst stop and RAS interrupt should be compared carefully.

Refer the timing diagram of "Full page write burst stop cycle".


3. Burst stop is valid at every burst length.

Elite Semiconductor Memory Technology Inc.

Publication Date: May. 2007

Revision: 1.5 21/29

Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length =Full page



*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2.Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trol.

DQM at write interrupted by precharge command is needed to prevent invalid write.

Input data after Row precharge cycle will be masked internally.


3. Burst stop is valid at every burst length.

Elite Semiconductor Memory Technology Inc.

Publication Date: May. 2007

Revision: 1.5 22/29

Burst Read Single bit Write Cycle @Burst Length=2




*Note:1.BRSW modes is enabled by setting A9 "High" at MRS(Mode Register Set).

At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2.When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.

> Publication Date: May. 2007 Revision: 1.5 23/29

Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4



: Don't care

*Note:1.Both banks should be in idle state prior to entering precharge power down mode.


2.CKE should be set high at least 1CLK+tss prior to Row active command.

3.Can not violate minimum refresh specification. (32ms)

Publication Date: May. 2007

Revision: 1.5 24/29

Self Refresh Entry & Exit Cycle



: Don't care


*Note: TO ENTER SELF REFRESH MODE

- 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum tRc is required after CKE going high to complete self refresh exit.
- 7. 2K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.

Publication Date: May. 2007 Revision: 1.5 **25/29**



*Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

Elite Semiconductor Memory Technology Inc.


*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2.Minimum 2 clock cycles should be met before new $\overline{\sf RAS}$ activation.
- 3. Please refer to Mode Register Set table.

Publication Date: May. 2007

Revision: 1.5 26/29

PACKAGE DIMENSIONS 50-LEAD TSOP(II) SDRAM(400mil)




Symbol		Dimension in mm		Dimension in inch				
Syllibol	Min	Nom	Max	Min	Nom	Max		
Α	-	-	1.20	-	-	0.047		
A1	0.051	0.127	0.203	0.002	0.005	0.008		
A2	0.95	1.00	1.05	0.037	0.039	0.041		
В	0.30	-	0.45	0.012	-	0.018		
B1	0.30	0.35	0.40	0.012	0.014	0.016		
С	0.12	-	0.21	0.005	-	0.008		
C1	0.10	0.127	0.16	0.004	0.005	0.006		
D	20.82	20.95	21.08	0.820	0.825	0.830		
E	11.56	11.76	11.96	0.455	0.463	0.471		
E1	10.03	10.16	10.29	0.394	0.400	0.405		
L	0.40	0.50	0.60	0.016	0.020	0.024		
L1		0.80 REF		0.031 REF				
е		0.80 BSC						
θ	0	-	8	0	-	8		

Publication Date: May. 2007 Revision: 1.5 27/29

PACKING 60-BALL

DIMENSIONS SDRAM (6.4x10.1 mm)



Symbol	Dim	ension in	mm	Dimension in inch			
	Min	Norm	Max	Min	Norm	Max	
Α			1.00			0.039	
A ₁	0.20	0.25	0.30	0.008	0.010	0.012	
A_2	0.61	0.66	0.71	0.024	0.026	0.028	
Φ_{b}	0.30	0.35	0.40	0.012	0.014	0.016	
D	6.30	6.40	6.50	0.248	0.252	0.256	
Е	10.00	10.10	10.20	0.394	0.398	0.402	
D_1		3.90			0.154		
E ₁		9.10			0.358		
е		0.65			0.026		

Controlling dimension : Millimeter.

Publication Date: May. 2007 Revision: 1.5 **28/29**

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

> Publication Date: May. 2007 Revision: 1.5