

# 8-Bit Multimedia Keyboard Encoder Mask MCU

### Features

- Operating voltage: 2.4V~5.5V
- 32/34 bidirectional I/O lines
- One 8-bit programmable timer counter with overflow interrupts
- Crystal or RC oscillator
- Watchdog Timer
- 3K×16 program ROM
- 160×8 data RAM
- One external interrupt pin (shared with PC2)

## **General Description**

The HT82K68A is an 8-bit high performance peripheral interface IC, designed for multiple I/O products and multimedia applications. It supports interface to a low speed PC with multimedia keyboard or wireless keyboard in


 HALT function and wake-up feature reduce power consumption

HT82K68A

- Six-level subroutine nesting
- Bit manipulation instructions
- 16-bit table read instructions
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- 20/28-pin SOP, 40-pin DIP, 48-pin SSOP package

# Block Diagram

Windows 95, Windows 98 or Windows 2000 environment. A HALT feature is included to reduce power consumption.





\_

# Pin Assignment

PA3 🗆 1	20 🗆 PA4				
PA2 🗖 2	19 🗖 PA5				
PA1 🗖 3	18 🗆 PA6				
PA0 🗖 4	17 🗖 PA7				
PB1 🗖 5	16 🗆 OSC2			PB5 [ 1	48 PB6
РВ0 🗖 6	15 🗆 OSC1			PB4 2	47 D PB7
VSS 🗖 7	14 🗆 VDD				46 PA4
PE2 🗖 8	13 🗆 RESET			PA2 🗖 4	45 PA5
PC0 🗖 9	12 🗆 PC3	PB5 [ 1	40 PB6	PA1 🗖 5	44 D PA6
PC1 🗖 10	11 🗆 PC2		39 PB7		43 PA7
				PB3 [] 7	42 NC
	K68A SOP-A		37 PA5	PB2 🗖 8	41 🗆 NC
-20 3	BOP-A			PB1 🗖 9	
			35 PA7	PB0 [ 10	39 🗌 NC
PB5 🔤 1	28 🗌 PB6		34 🗆 OSC2	NC [] 11	38 🗆 OSC2
PB4 🔤 2	27 🗌 РВ7			NC [ 12	37 OSC1
PA3 🛛 3	26 🗌 PA4	PB1 9		PD7 🗖 13	
PA2 4	25 🗌 PA5	PB0 [ 10		PD6 🗖 14	35 RESET
PA1 5	24 🛛 PA6	PD7 [11	30 PE4(LED)	PD5 🗖 15	34 🗆 PE4(LED)
PA0 🛛 6	23 🛛 PA7	PD6 [12	29 PD3	PD4 🗖 16	33 🗆 PD3
РВЗ 🛛 7	22 🛛 OSC2	PD5 [ 13	28 PD2	VSS 🗖 17	32 🗆 PD2
РВ2 🛛 8	21 🛛 OSC1	PD4 🗌 14	27 🛛 PD1	PE2(LED) 🗖 18	31 🛛 PD1
РВ1 🛛 9		VSS 🗖 15	26 PD0	PE3(LED) 🗖 19	30 🗆 PD0
РВ0 🗌 10	19 🗆 RESET	PE2(LED) 🔲 16	25 🗖 PC7	PC0 🗖 20	29 🗆 PC7
VSS 🛛 11	18 🛛 PC7	PE3(LED) [17	24 🗆 PC6	PC1 21	28 🗆 PC6
PC1 412	17 🏳 PC6	PC0 🗖 18	23 🗖 PC5	PC2 🗖 22	27 🗆 PC5
PC2 413	16 🗆 PC5	PC1 🗖 19	22 🛛 PC4	PE0 🗖 23	26 🗆 PC4
PC3 🗆 14	15 🗆 PC4	PC2 🗖 20	21 🗖 PC3	PE1 🗖 24	25 🗆 PC3
HT82 - 28 S	K68A SOP-A	HT82K – 40 D		HT82k – 48 SS	

# **Pin Description**

Pin Name	I/O	Mask Option	Description
PA0~PA7	I/O	Wake-up Pull-high or None	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trigger input with or without 12K pull-high resistor.
PB0~PB7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the output or Schmitt Trigger input with or without pull-high resistor.
PC0	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up in- put by mask option.
PC1	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up in- put by mask option.
PC2~PC3	I/O	Wake-up Pull-high or None	Bidirectional 2-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trig- ger input with or without pull-high resistor. PC2 also as external interrupt input pin. PE0 determine whether rising edge or fall- ing edge of PC2 to trigger the INT circuit.
PC4~PC7	I/O	Pull-high or None	Bidirectional 4-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.
PD0~PD7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.



Pin Name	I/O	Mask Option	Description
PE0~PE1	I/O	Pull-high or None	Bidirectional input/output port. Software* instruction determine the CMOS output or Schmitt Trigger input with or without pull-high resistor. If PE0 output 1, rising edge of PC2 trigger INT circuit. PE0 output 0, falling edge of PC2 trigger INT circuit.
PE2	0		This pin is a CMOS output structure. The pad can function as LED (SCR) drivers for the keyboard. $I_{OL}{=}14mA,$ @V_{OL}{=}3.2V
PE3	0		This pin is a CMOS output structure. The pad can function as LED (NUM) drivers for the keyboard. $I_{OL}{=}14mA,@V_{OL}{=}3.2V$
PE4	0		This pin is a CMOS output structure. The pad can function as LED (CAP) drivers for the keyboard. $I_{OL}$ =14mA, $@V_{OL}$ =3.2V
VDD	_		Positive power supply
VSS	_		Negative power supply, ground
RESET	I		Chip reset input. Active low. Built-in power-on reset circuit to reset the entire chip. Chip can also be externally reset via RESET pin
OSC1 OSC2	I O	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal for the internal system clock. In the case of RC operation, OSC2 is the output terminal for the 1/4 system clock; A 110k $\Omega$ resistor is connected to OSC1 to generate a 2 MHZ frequency.

Note: \*: Software means the HT–IDE (Holtek Integrated Development Environment) can be configured by mask option.

## **Absolute Maximum Ratings**

Supply Voltage0.3V to 5.5V	Storage Temperature–50	°C to 125°C
Input VoltageV_SS=0.3V to V_DD+0.3V	Operating Temperature2	5°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## **D.C. Characteristics**

Cumula al	Domonoston		Test Conditions	Min	<b>T</b>	Max.	11
Symbol	Parameter	$V_{\text{DD}}$	Conditions	Min.	Тур.		Unit
V <sub>DD</sub>	Operating Voltage	_		2.4		5.5	V
		3V			0.7	1.5	mA
I <sub>DD1</sub>	Operating Current (Crystal OSC)				2	5	mA
		3V			0.5	1	mA
I <sub>DD2</sub>	Operating Current (RC OSC)	5V	No load, f <sub>SYS</sub> = 6MHz		2	5	mA
		3V				8	μA
I <sub>STB1</sub>	Standby Current (WDT enabled)		No load, system HAL I		_	15	μA
		3V			_	3	μA
I <sub>STB2</sub>	Standby Current (WDT Disabled)	5V	No load, system HALT		_	6	μA
		3V		0	_	0.9	V
V <sub>IL1</sub>	Input Low Voltage for I/O Ports (Schmitt)		_	0	_	1.5	V
		3V	_	2.1	_	3	V
	Input High Voltage for I/O Ports (Schmitt)	5V	_	3.5	_	5	V

3

Ta=25°C



Symphol	Parameter		Test Conditions	Min.	True	Max.	Unit
Symbol	Parameter	$V_{\text{DD}}$	Conditions	win.	Тур.	wax.	Unit
V <sub>IL2</sub>	Insuit Low Voltage for 1/0 Parts (CMOS)	3V	_	0		1.2	V
VIL2	Input Low Voltage for I/O Ports (CMOS)	5V		0		2.3	V
V <sub>IH2</sub>	Input High Voltage for I/O Ports (CMOS)		_	1.7		3	V
VIH2				2.7		5	V
V <sub>II 3</sub>	Input Low Voltage (RESET)			0		0.7	V
VIL3			_	0		1.3	V
V <sub>IH3</sub>	Insuit Llich Voltage (DESET)	3V		2.4		3	V
VIH3	H3 Input High Voltage (RESET)			4.0		5	V
I <sub>OL</sub>	I/O Port Sink Current	5V	V <sub>OL</sub> = 0.5V	7	12	_	mA
I <sub>OH</sub>	I/O Port Source Current	5V	V <sub>OH</sub> = 4.5V	-2.5	-4.5	_	mA
I <sub>LED</sub>	LED Sink Current (SCR, NUM, CAP)	5V	V <sub>OL</sub> =3.4V	10	14	18	mA
t <sub>POR</sub>	Power-on Reset Time	5V	_	120	150	180	ms
R <sub>PH</sub>	Internal Pull-high Resistance of PA, PB, PC, PD, PE Port	5V	_	5	12	20	kΩ
R <sub>PH1</sub>	Internal Pull-high Resistance of DATA, CLK	5V		2	4.7	8	kΩ
R <sub>PH2</sub>	Internal Pull-high Resistance of RESET	5V		15	31	46	kΩ
$\Delta f/f$	Frequency Variation	5V	Crystal	_	_	±1	%
$\Delta f/f1$	Frequency Variation	5V	RC	_		±10	%

# A.C. Characteristics

Ta=25°C

Symbol	Devemeter		Test Conditions	Min	True	Max	Unit	
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit	
4		3V			6	_	MHz	
f <sub>SYS1</sub>	System Clock (Crystal OSC)				6	_	MHz	
£		3V			6	_	MHz	
f <sub>SYS2</sub>	System Clock (RC OSC)				6	_	MHz	
	Watchdog Oscillator			45	90	180	μs	
twdtosc				35	76	130	μs	
+	Wetch do a Time out Daried (DO)	3V		12	23	45	ms	
t <sub>WDT1</sub>	Watchdog Time-out Period (RC)	5V	Without WDT prescaler	9	19	35	ms	
t <sub>WDT2</sub>	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler		1024	_	t <sub>SYS</sub>	
t <sub>RES</sub>	External Reset Low Pulse Width			1		_	μs	
t <sub>SST</sub>	System Start-up Timer Period	_	Power-up or wake-up from HALT		1024	_	t <sub>SYS</sub>	
t <sub>INT</sub>	Interrupt Pulse Width			1	_	_	μs	

Note: t<sub>SYS</sub>= 1/f<sub>SYS</sub>



### **Functional Description**

#### **Execution flow**

The HT82K68A system clock is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### Program counter – PC

The 12-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

Once a control transfer takes place, an additional dummy cycle is required.

#### Program memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized with 3072×16 bits, addressed by the program counter and table pointer.




#### Execution flow

Mode		Program Counter										
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer counter overflow	0	0	0	0	0	0	0	0	1	0	0	0
Skip	PC+2											
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Note: \*11~\*0: Program counter bits #11~#0: Instruction code bits S11~S0: Stack register bits @7~@0: PCL bits





Program memory

Certain locations in the program memory are reserved for special usage:

Location 000

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Location 004H

Location 004H is reserved for external interrupt service program. If the PC2 (external input pin) is activated, the interrupt is enabled, and the stack is not full, the program begins execution at location 004H. The pin PE0 determine whether the rising or falling edge of the PC2 to activate external interrupt service program.

Location 008H

This area is reserved for the timer counter interrupt service program. If timer interrupt results from a timer counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, one page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 1 bit is read as 0. The Table Higher-order byte register (TBLH) is read only.

The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack register - STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into six levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgement, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

#### Data memory – RAM

The data memory is designed with  $184 \times 8$  bits. It is divided into two functional groups: special function registers and general purpose data memory ( $160 \times 8$ ). Most of them are read/write, but some are read only.

The special function registers include the Indirect Addressing register 0 (00H), the Memory Pointer register 0 (MP0;01H), the Indirect Addressing register 1 (02H), the Memory Pointer register 1 (MP1;03H), the Accumulator (ACC;05H), the Program Counter Lower-byte register (PCL;06H), the Table Pointer (TBLP;07H), the Table Higher-order byte register (TBLH;08H), the Watchdog Timer option Setting register (WDTS;09H), the Status register (STATUS;0AH), the Interrupt Control register


P11~P8: Current program counter bits

Instruction(s)		Table Location										
	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	0	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Note: \*11~\*0: Table location bits

@7~@0: Table location bits





(INTC;0BH), the timer counter register (TMR;0DH), the timer counter control register (TMRC;0EH), the I/O registers (PA;12H, PB;14H, PC;16H, PD;18H, PE;1AH) and the I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H, PEC;1BH). The remaining space before the 60H is reserved for future expanded usage and reading these locations will get the result 00H. The general purpose data memory, addressed from 60H to FFH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through Memory pointer registers (MP0;01H, MP1;03H).

#### Indirect addressing register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write op-

eration of [00H] and [02H] can access the data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

#### Accumulator

The accumulator is closely related to the ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

#### Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status register - Status

The 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watch dog time-out flag (TO). The status register not only records the status information but also controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flags. It should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by system power up, Watchdog Timer overflow, executing the HALT instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precaution must be taken to save it properly.



Labels	Bits	Function
С	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if an operation results in a carry out of the low nibbles in addition or if no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
OV	3	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared when either a system power-up or executing the CLR WDT instruction. PD is set by executing a HALT instruction.
то	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
	6	Unused bit, read as "0"
	7	Unused bit, read as "0"

Status register

#### Interrupt

The HT82K68A provides an internal timer counter interrupt and an external interrupt shared with PC2. The interrupt control register (INTC;0BH) contains the interrupt control bits to set not only the enable/disable status but also the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have the wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack followed by a branch to a subroutine at the specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, the contents should be saved in advance.

The internal timer counter interrupt is initialized by setting the timer counter interrupt request flag (T0F; bit 5 of INTC), which is normally caused by a timer counter overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The external interrupt is shared with PC2. The external interrupt is activated, the related interrupt request flag (EIF; bit4 of INTC) is then set. When the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will also be cleared to disable other interrupts.

The external interrupt (PC2) can be triggered by a high to low transition, or a low to high transition of the PC2, which is depend on the output level of the PE0. When PE0 is output high, the external interrupt is triggered by

Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
	1	EEI	Control the external interrupt
	2	ET0I	Controls the timer counter interrupt (1= enabled; 0= disabled)
INTC	INTC 3 —		Unused bit, read as "0"
(0BH)	4	EIF	External interrupt flag
	5	T0F	Internal timer counter request flag (1= active; 0= inactive)
	6	_	Unused bit, read as "0"
	7		Unused bit, read as "0"

**INTC** register



a low to high transition of the PC2. When PE0 is output low, the external interrupt is triggered by a high to low transition of PC2.

During the execution of an interrupt subroutine, other interrupt acknowledgements are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, a RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Vector				
а	External interrupt 1	04H				
b	b Timer counter overflow					


The timer counter interrupt request flag (T0F), external interrupt request (EIF) enable timer counter bit (ET0I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, ET0I and EEI, are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is suggested that a program does not use the "CALL subroutine" within the interrupt subroutine. Because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine it will damage the original control sequence.

#### **Oscillator configuration**

There are two oscillator circuits in HT82K68A. Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by mask options. No matter what oscillator type is selected, the sig-

nal provides the system clock. The HALT mode stops the system oscillator and resists the external signal to conserve power.




If an RC oscillator is used, an external resistor between OSC1 and VDD is needed and the resistance must range from 51k $\Omega$  to 1M $\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift needed for oscillator, no other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works for a period of approximately 78  $\mu$ s. The WDT oscillator can be disabled by mask option to conserve power.

#### Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask options. This timer is designed to prevent a software malfunction or



Rev. 1.10

9



sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT results in no operation.

Once the internal WDT oscillator (RC oscillator normally with a period of  $78\mu$ s) is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20 ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the WDT logic can be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

#### WDTS register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. An overflow in the HALT mode, initializes a "warm reset" only when the PC and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler ), three methods are adopted; external reset (a low level to RESET), software instruction(s), or a HALT instruction. There are two types of software instructions; CLR WDT and CLR WDT1/CLR WDT2. Of these two types of instruction, only one can be active depending on the mask option -"CLR WDT times selection option". If the "CLR WDT" is selected (ie. CLR WDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (ie. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of the time-out.

#### Power down operation - HALT

The HALT mode is initialized by the HALT instruction and results in the following...

- The system oscillator will turn off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recount again (if the WDT clock has come from the WDT oscillator).
- All I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, interrupt, and external falling edge signal on port A and port C [0:3] or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". Examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared when system power-up or executing the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP, the others keep their original status.

On the other hand, awakening from an external interrupt (PC2), two sequences may happen. If the interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. But if the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

The port A or port C [0:3] wake-up can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event occurs, and the system clock comes from a crystal, it takes 1024  $t_{\rm SYS}$  (system clock period) to resume normal operation. In other words, the HT82K68A will insert a dummy period after the wake-up. If the system clock comes from an RC oscillator, it continues operating immediately. If the wake-up results in next instruction execution, this will execute immediately after the dummy period is completed.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

#### Reset

There are three ways in which a reset can occur:

- RESET reset during normal operation
- RESET reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a warm reset that just resets the PC and SP, leaving the other circuits


HT82K68A


to remain in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".


то	PD	RESET Conditions
0	0	RESET reset during power-up
u	u	RESET reset during normal operation
0	1	RESET wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" means "unchanged"

HOLTEK







HAL	т ——		+	 -	/arm Reset	
	I WDT H	WDT Time-out Reset	+		ann Reset	
RESE		SST stage		[		
0001	Ripple	stage Counter				
	Power-on	Detection				

election	
Reset configuration	

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when it awakes from the HALT state.

When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the RESET pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

PC	000H
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer counter	Off
Input/output ports	Input mode
SP	Points to the top of the stack

#### Timer counter

A timer counter (TMR) is implemented in the HT82K68A. The timer counter contains an 8-bit programmable count-up counter and the clock may come from the system clock divided by 4.

Using the internal instruction clock, there is only one reference time-base.


There are two registers related to the timer counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer counter preload register and reading TMR gets the contents of the timer counter. The TMRC is a timer counter control register, which defines some options.

In the timer mode, once the timer counter starts counting, it will count from the current contents in the timer counter to FFH. Once overflow occurs, the counter is reloaded from the timer counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

Label	Bits	Function
_	0~3	Unused bit, read as "0"
TON	4	To enable/disable timer counting (0= disabled; 1= enabled)
_	5	Unused bit, read as "0"
TM0 TM1	6 7	10= Timer mode (internal clock)

TMRC register





Timer counter

To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to it will only be kept in the timer counter preload register. The timer counter will still operate until overflow occurs. When the timer counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RESET Reset (Normal Operation)	RESET Reset (HALT)	WDT Time-out (HALT)
TMR	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	սսսս սսսս
TMRC	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PC	000H	000H	000H	000H	000H*
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	uuuu uuuu
MP1	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	սսսս սսսս	սսսս սսսս	นนนน นนนน	սսսս սսսս
TBLP	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	սսսս սսսս
TBLH	-xxx xxxx	-uuu uuuu	-นนน นนนน	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	սսսս սսսս
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PB	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PCC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PD	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PDC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PE	1 1111	1 1111	1 1111	1 1111	u uuuu
PEC	1 1111	1 1111	1 1111	1 1111	u uuuu

The state of the registers is summarized in the following table:

Note: "\*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"



#### Input/output ports

There are 32 bidirectional input/output lines in the HT82K68A, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H, 16H, 18H or 1AH). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically (i.e., on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source(s) also depend(s) on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H and 1BH.


After a chip reset, these input/output lines stay at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H, 14H, 16H, 18H or 1AH) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR [m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A and port C [0:3] has the capability to wake-up the device.

PC2 is shared with the external interrupt pin, PE2~PE4 is defined as CMOS output pins only. PE0 can determine whether the high to low transition, or the low to high transition of PC2 to activate the external subroutine, when PE0 output high, the low to high transition of PC2 to trigger the external subroutine, when PE0 output low, the high to low transition of PC2 to trigger the external subroutine.

PE2~PE4 is configured as CMOS output only and is used to drive the LED. PC0, PC1 is configured as NMOS open drain output with 4.6k $\Omega$  pull-high resistor such that it can easy to use as DATA or CLOCK line of PS2 keyboard application.



Input/output ports

Rev. 1.10




#### Mask option

The following shows five kinds of mask option in the HT82K68A. All the mask options must be defined to ensure proper system function.


No.	Mask Option
2	WDT source selection. There are three types of selection: on-chip RC oscillator, instruction clock or disable the WDT.
3	CLRWDT times selection. This option defines the way to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, only then will the WDT be cleared.
4	Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA and PC [0:3] only) all have the capability to wake-up the chip from a HALT.
5	Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the I/O ports. Each bit of an I/O port can be independently selected.
6	Special power on reset. This option defines the function will reset the chip to prevent incorrect status. If the special power on reset is enabled, the chip must not enter the HALT mode.

## **Application Circuits**

#### RC oscillator for multiple I/O applications



# Crystal oscillator or ceramic resonator for multiple I/O applications





# Instruction Set Summary

Mnemonic	Description	Flag Affected
Arithmetic		1
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to register with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
SBCM A,[m] DAA [m]	Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	Z,C,AC,OV C
Logic Operati	on	
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement	1
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	Z Z Z Z
Rotate		
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	None C C None None C C
Data Move		
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	None None None
Bit Operation		
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	None None



Mnemonic	Description	Flag Affected
Branch		·
JMP addr	Jump unconditionally	None
SZ [m]	Skip if data memory is zero	None
SZA [m]	Skip if data memory is zero with data movement to ACC	None
SZ [m].i	Skip if bit i of data memory is zero	None
SNZ [m].i	Skip if bit i of data memory is not zero	None
SIZ [m]	Skip if increment data memory is zero	None
SDZ [m]	Skip if decrement data memory is zero	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	None
CALL addr	Subroutine call	None
RET	Return from subroutine	None
RET A,x	Return from subroutine and load immediate data to ACC	None
RETI	Return from interrupt	None
Table Read		
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	None
Miscellaneou	5	
NOP	No operation	None
CLR [m]	Clear data memory	None
SET [m]	Set data memory	None
CLR WDT	Clear Watchdog Timer	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	TO*,PD*
CLR WDT2	Pre-clear Watchdog Timer	TO*,PD*
SWAP [m]	Swap nibbles of data memory	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	None
HALT	Enter power down mode	TO,PD

Note: x: 8 bits immediate data

m: Data memory addressi: 0~7 number of bits

A: Accumulator

addr: Program memory address

-: Flag is not affected

 $\sqrt{\cdot}$  Flag is affected

\*: Flag(s) may be affected by the execution status



### **Instruction Definition**

ADC A,[m]	Add data mem	ory and	carry to	the acc	cumula	tor	
Description	The contents of multaneously,				•		ator an
Operation	$ACC \leftarrow ACC+$	[m]+C					
Affected flag(s)							
	TC2 TC1	то	PD	OV	Z	AC	С
		—	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ADCM A,[m]	Add the accum	nulator a	nd carry	/ to data	a memo	ory	
Description	The contents of multaneously,						
Operation	$[m] \leftarrow ACC+[m]$	n]+C					
Affected flag(s)							
	TC2 TC1	то	PD	OV	Z	AC	С
		—	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ADD A,[m]	Add data mem	ory to th	e accur	nulator			
Description	The contents of stored in the average of the stored in the			data me	mory a	nd the a	Iccumu
Operation	$ACC \leftarrow ACC+$	[m]					
Affected flag(s)							
	TC2 TC1	то	PD	OV	Z	AC	С
				$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ADD A,x	Add immediate	e data to	the acc	cumulate	or		
Description	The contents o accumulator.	f the acc	cumulate	or and th	ne spec	ified dat	a are a
Operation	$ACC \leftarrow ACC+$						
•		X					
Affected flag(s)		x					
Affected flag(s)	TC2 TC1	TO	PD	OV	Z	AC	С
Affected flag(s)			PD	OV √	Z √	AC √	C √
		TO			$\checkmark$		-
ADDM A,[m]	TC2 TC1	TO — nulator to	the da	√ ta mem	√ ory	√	N
ADDM A,[m] Description	TC2       TC1	TO — nulator to of the sp ata mem	the da	√ ta mem	√ ory	√	N
Affected flag(s) <b>ADDM A,[m]</b> Description Operation Affected flag(s)	TC2       TC1	TO — nulator to of the sp ata mem	the da	√ ta mem	√ ory	√	N
ADDM A,[m] Description Operation	TC2       TC1	TO — nulator to of the sp ata mem	the da	√ ta mem	√ ory	√	N



	Logical AND accumulator with data moment
AND A,[m] Description	Logical AND accumulator with data memory Data in the accumulator and the specified data memory perfo eration. The result is stored in the accumulator.
Operation	ACC ← ACC "AND" [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
AND A,x	Logical AND immediate data to the accumulator
Description	Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.
Operation	$ACC \leftarrow ACC \ "AND" \ x$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ANDM A,[m]	Logical AND data memory with the accumulator
Description	Data in the specified data memory and the accumulator perfo eration. The result is stored in the data memory.
Operation	[m] ← ACC "AND" [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CALL addr	Subroutine call
Description	The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P with the instruction at this address.
Operation	Stack $\leftarrow$ PC+1 PC $\leftarrow$ addr
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR [m]	Clear data memory
Description	The contents of the specified data memory are cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



CLR [m].i	Clear bit of data memory
Description	The bit i of the specified data memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR WDT	Clear Watchdog Timer
Description	The WDT and the WDT Prescaler are cleared (re-counting (PD) and time-out bit (TO) are cleared.
Operation	WDT and WDT Prescaler $\leftarrow$ 00H PD and TO $\leftarrow$ 0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	0 0 0
CLR WDT1	Preclear Watchdog Timer
Description	The TO, PD flags, WDT and the WDT Prescaler has clear other preclear WDT instruction has been executed. Only ex- out the other preclear instruction just sets the indicated flag has been executed and the TO and PD flags remain uncha
Operation	WDT and WDT Prescaler $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	O*O*
CLR WDT2	Preclear Watchdog Timer
Description	The TO, PD flags, WDT and the WDT Prescaler are clear other preclear WDT instruction has been executed. Only ex
	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchange
Operation	out the other preclear instruction, sets the indicated flag wh
Operation Affected flag(s)	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow$ 00H*
	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow$ 00H*
	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow$ 00H* PD and TO $\leftarrow$ 0*
Affected flag(s)	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$ TC2TC1TOPDOVZACC
Affected flag(s)	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$ TC2TC1TOPDOVZACC——0*0*———Complement data memory
Affected flag(s)	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$ TC2TC1TOPDOVZACC
Affected flag(s)	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchangedWDT and WDT Prescaler $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$ TC2TC1TOPDOVZACC——0^*0^*———Complement data memoryEach bit of the specified data memory is logically complement
Affected flag(s) <b>CPL [m]</b> Description	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$ TC2 TC1 TO PD OV Z AC C O*O* Complement data memory Each bit of the specified data memory is logically compler which previously contained a 1 are changed to 0 and vice-v
Affected flag(s) CPL [m] Description Operation	out the other preclear instruction, sets the indicated flag wh been executed and the TO and PD flags remain unchanged WDT and WDT Prescaler $\leftarrow 00H^*$ PD and TO $\leftarrow 0^*$ TC2 TC1 TO PD OV Z AC C O*O* Complement data memory Each bit of the specified data memory is logically compler which previously contained a 1 are changed to 0 and vice-v



CPLA [m]	Complement data memory and place result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1s complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DAA [m]	Decimal-Adjust accumulator for addition
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu- lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad- justment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0)+6, AC1= $\overline{AC}$ else [m].3~[m].0) $\leftarrow$ (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+AC1,C=C
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	<u> </u>
DEC [m]	Decrement data memory
Description	Data in the specified data memory is decremented by 1.
Operation	[m] ← [m]–1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DECA [m]	Decrement data memory and place result in the accumulator
Description	Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	ACC ← [m]–1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



HALT	Enter power down mode
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.
Operation	$PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	0 1
INC [m]	Increment data memory
Description	Data in the specified data memory is incremented by 1
Operation	[m] ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
INCA [m]	Increment data memory and place result in the accumulator
Description	Data in the specified data memory is incremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
JMP addr	Directly jump
Description	Bits of the program counter are replaced with the directly-specified address uncondition-
	ally, and control is passed to this destination.
Operation	PC ←addr
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
MOV A,[m]	Move data memory to the accumulator
Description	The contents of the specified data memory are copied to the accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



Description	INDVE I	mmedia	te data t	to the a	cumula	itor		
Beeenparen	The 8-	bit data	specifie	d by the	code is	loaded	d into the	e accu
Operation	ACC ←	– x						
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
	_		_	_	_			
				1				
MOV [m],A	Move t	he accu	mulator	to data	memor	/		
Description	The co memor	ntents o ies).	f the acc	cumulat	or are co	opied to	o the spe	ecified
Operation	[m] ←A	ACC						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	_	_	_		—	
NOP	No on	vration						
NOP Description	No ope	eration	norfor	nod Ev	acution	continu	IDE With	the ne
·			penon	neu. Ex	ecution	continu	ies with	the ne
Operation	PC ←	PC+1						
Affected flag(s)	тор	T04	то			7		
	TC2	TC1	то	PD	OV	Z	AC	С
		_	—		_		_	
OR A,[m]	Logica	I OR acc	cumulate	or with c	lata me	mory		
Description	Data ir	the acc	umulato	or and th	ne spec	ified da	ta mem	ory (or
	form a	bitwise	ogical_	OR ope	ration. 1	he res	ult is sto	red in
Operation	ACC ←	ACC "	OR″ [m]					
Affected flag(s)								
5(1)								
	TC2	TC1	то	PD	OV	Z	AC	С
	TC2	TC1	то —	PD	OV	Z √	AC	C
	_	_						C
OR A,x		I OR imr		 data to		√ umulate		
	Logica Data ir	_	 nediate cumulate	data to or and t	the acc	√ umulato		
OR A,x	Logica Data ir The re	I OR imr	mediate cumulate ored in t	data to or and t	the acc	√ umulato		
<b>OR A,x</b> Description	Logica Data ir The re	I OR imr n the acc sult is st	mediate cumulate ored in t	data to or and t	the acc	√ umulato		
<b>OR A,x</b> Description Operation	Logica Data ir The re ACC ←	I OR imr n the acc sult is st	mediate cumulate ored in t	data to or and t	the acc	√ umulato ified da		
<b>OR A,x</b> Description Operation	Logica Data ir The re	I OR imm the acc sult is st - ACC "	mediate cumulate ored in f	data to or and t the accu	the acc he spec imulato	√ umulate tified da r. Z	or ata perfe	
<b>OR A,x</b> Description Operation	Logica Data ir The re ACC ←	I OR imm the acc sult is st - ACC "	mediate cumulate ored in f	data to or and t the accu	the acc he spec imulato	√ umulato ified da	or ata perfe	
<b>OR A,x</b> Description Operation	Logica Data ir The re ACC ←	I OR imm the acc sult is st - ACC "	mediate cumulate ored in 1 OR" x TO	data to or and t the accu PD	the acc he spec imulato	√ umulate cified da r. Z √	AC	
OR A,x Description Operation Affected flag(s)	Logica Data ir The re ACC ← TC2 Logica Data ir	I OR imm the acc sult is st - ACC " TC1 I OR dat the dat	nediate cumulate ored in f OR" x TO — a memo ta memo	data to or and t the accu PD 	the acc imulato OV 	√ umulato ified da r. Z √ umulato	AC AC memorio	C C es) and
OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Logica Data ir The re: ACC ← TC2 Logica Data ir bitwise	I OR imm the acc sult is st - ACC "/ TC1 I OR dat the dat logical_	mediate cumulationed in f OR" x TO a memory ta memory OR ope	data to or and t the accu PD 	the acc imulato OV 	√ umulato ified da r. Z √ umulato	AC AC memorio	C C es) and
OR A,x Description Operation Affected flag(s) ORM A,[m]	Logica Data ir The re: ACC ← TC2 Logica Data ir bitwise	I OR imm the acc sult is st - ACC " TC1 I OR dat the dat	mediate cumulationed in f OR" x TO a memory ta memory OR ope	data to or and t the accu PD 	the acc imulato OV 	√ umulato ified da r. Z √ umulato	AC AC memorio	C C es) and
OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Logica Data ir The re: ACC ← TC2 Logica Data ir bitwise	I OR imm the acc sult is st - ACC "/ TC1 I OR dat the dat logical_	mediate cumulationed in f OR" x TO a memory ta memory OR ope	data to or and t the accu PD 	the acc imulato OV 	√ umulato ified da r. Z √ umulato	AC AC memorio	C C es) and
OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Logica Data ir The re: ACC ← TC2 Logica Data ir bitwise	I OR imm the acc sult is st - ACC " TC1 I OR dat the dat logical_	mediate cumulationed in f OR" x TO a memory ta memory OR ope	data to or and t the accu PD 	the acc imulato OV 	√ umulato ified da r. Z √ umulato	AC AC memorio	C C es) and
OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Logica Data ir The re ACC ← TC2 Logica Data ir bitwise [m] ←	I OR imm the acc sult is st - ACC "/- TC1 I OR dat the dat logical_ ACC "OF	nediate cumulationed in f OR" x TO a memory ta memory OR ope R" [m]	data to or and t the accu PD 	the acc he spec imulato OV 	 umulato ified da r.  umulato e data i ult is sto	AC AC AC AC AC	C C es) and

Rev. 1.10

22



RET	Return from subroutine		
Description	The program counter is restored from the	stack. This	s is a 2-
Operation	$PC \leftarrow Stack$		
Affected flag(s)	[		
	TC2 TC1 TO PD OV	Z AC	С
			_
RET A,x	Return and place immediate data in the a	iccumulator	
Description	The program counter is restored from the fied 8-bit immediate data.	stack and th	ie accur
Operation	$PC \leftarrow Stack$ ACC $\leftarrow x$		
Affected flag(s)			
	TC2 TC1 TO PD OV	Z AC	С
RETI	Return from interrupt		
Description	The program counter is restored from the EMI bit. EMI is the enable master (global		
Operation	PC ← Stack EMI ← 1		
Affected flag(s)			
	TC2 TC1 TO PD OV	Z AC	С
			_
RL [m]	Rotate data memory left		
Description	The contents of the specified data memor	/ are rotated	d 1 bit le
Operation	[m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data me [m].0 $\leftarrow$ [m].7	mory (i=0~6	6)
Affected flag(s)			
	TC2 TC1 TO PD OV	Z AC	С
			_
RLA [m]	Rotate data memory left and place result	in the accu	mulator
Description	Data in the specified data memory is rotat rotated result in the accumulator. The col		
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data m ACC.0 $\leftarrow$ [m].7	emory (i=0	~6)
Affected flag(s)	[		
	TC2 TC1 TO PD OV	Z AC	С
			_

HOLTEK	

RLC [m]	Rotate data memory left through carry
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 places the carry bit; the original carry flag is rotated into the bit 0 position.
Operation	[m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RLCA [m]	Rotate left through carry and place result in the accumulator
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces t carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stor in the accumulator but the contents of the data memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	- $ - $ $ - $ $ - $ $ -$
RR [m]	Rotate data memory right
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.
Dperation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RRA [m]	Rotate right and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leavi the rotated result in the accumulator. The contents of the data memory remain unchange
Operation	ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RRC [m]	Rotate data memory right through carry
Description	The contents of the specified data memory and the carry flag are together rotated 1 right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation	[m].i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C

RRCA [m] Description	Rotate right through carry and place result in the accumulator Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is					
	stored in the accumulator. The contents of the data memory remain unchanged.					
Operation	ACC.i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0					
Affected flag(s)						
	TC2 TC1 TO PD OV Z AC C					
	√					
SBC A,[m]	Subtract data memory and carry from the accumulator					
Description	The contents of the specified data memory and the complement of the carry flag are su tracted from the accumulator, leaving the result in the accumulator.					
Operation	$ACC \leftarrow ACC + [m] + C$					
Affected flag(s)						
	TC2 TC1 TO PD OV Z AC C					
SBCM A,[m]	Subtract data memory and carry from the accumulator					
Description	The contents of the specified data memory and the complement of the carry flag are su tracted from the accumulator, leaving the result in the data memory.					
Operation						
Operation	$[m] \leftarrow ACC + [\overline{m}] + C$					
	[m] ← ACC+[m]+C					
Affected flag(s)	$[m] \leftarrow ACC+[m]+C$ $TC2 TC1 TO PD OV Z AC C$					
Affected flag(s)	TC2 TC1 TO PD OV Z AC C					
Affected flag(s) SDZ [m]	TC2TC1TOPDOVZACC $ $ $$ $$ $$					
Affected flag(s) <b>SDZ [m]</b> Description Operation	TC2TC1TOPDOVZACC					
Affected flag(s) <b>SDZ [m]</b> Description Operation	TC2TC1TOPDOVZACC $ $ $$ $$ $$ Skip if decrement data memory is 0The contents of the specified data memory are decremented by 1. If the result is 0, the new instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).					
	TC2       TC1       TO       PD       OV       Z       AC       C					
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s)	TC2       TC1       TO       PD       OV       Z       AC       C					
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b>	TC2       TC1       TO       PD       OV       Z       AC       C					
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description	TC2TC1TOPDOVZACC $ $ $$ $$ $$ Skip if decrement data memory is 0The contents of the specified data memory are decremented by 1. If the result is 0, the new instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)TC2TC1TOPDOVZACCImage: Colspan="4">Co					
Affected flag(s) <b>SDZ [m]</b> Description Operation	$TC2$ $TC1$ $TO$ PD $OV$ Z $AC$ C $ $ $$ $$ $$ Skip if decrement data memory is 0The contents of the specified data memory are decremented by 1. If the result is 0, the new instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $      -$ Decrement data memory and place result in ACC, skip if 0The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. The result is stored in the accumulator but the data memory remainstruction is skipped. The result is the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).					

Rev. 1.10



SET [m]	Set data memory
Description	Each bit of the specified data memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SET [m]. i	Set bit of data memory
Description	Bit i of the specified data memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SIZ [m]	Skip if increment data memory is 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-
	lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with
	the next instruction (1 cycle).
Operation	Skip if ([m]+1)=0, [m] ← ([m]+1)
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SIZA [m]	Increment data memory and place result in ACC, skip if 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next is structure is advised and the result is stored in the accumulator. The data memory re-
	instruction is skipped and the result is stored in the accumulator. The data memory re- mains unchanged. If the result is 0, the following instruction, fetched during the current in-
	struction execution, is discarded and a dummy cycle is replaced to get the proper
	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if ([m]+1)=0, ACC $\leftarrow$ ([m]+1)
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SNZ [m].i	Skip if bit i of the data memory is not 0
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data
	memory is not 0, the following instruction, fetched during the current instruction execution,
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other- wise proceed with the next instruction (1 cycle).
Operation	
	Skip if [m].i≠0
Affected flag(s)	TC2 TC1 TO PD OV Z AC C
	TC2 TC1 TO PD OV Z AC C



SUB A,[m]	Subtract data memory from the accumulator
Description	The specified data memory is subtracted from the contents of the acc result in the accumulator.
Operation	$ACC \leftarrow ACC + [\overline{m}] + 1$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SUBM A,[m]	Subtract data memory from the accumulator
Description	The specified data memory is subtracted from the contents of the acc result in the data memory.
Operation	$[m] \leftarrow ACC + [\overline{m}] + 1$
Affected flag(s)	
0,	TC2 TC1 TO PD OV Z AC C
SUB A,x	Subtract immediate data from the accumulator
Description	The immediate data specified by the code is subtracted from the cont tor, leaving the result in the accumulator.
Operation	$ACC \leftarrow ACC + \overline{x} + 1$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SWAP [m]	Swap nibbles within the data memory
Description	The low-order and high-order nibbles of the specified data memory ries) are interchanged.
Operation	$[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SWAPA [m]	Swap data memory and place result in the accumulator
SWAPA [m] Description	Swap data memory and place result in the accumulator The low-order and high-order nibbles of the specified data memory a ing the result to the accumulator. The contents of the data memory
	The low-order and high-order nibbles of the specified data memory a
Description	The low-order and high-order nibbles of the specified data memory a ing the result to the accumulator. The contents of the data memory
Description	The low-order and high-order nibbles of the specified data memory a ing the result to the accumulator. The contents of the data memory ACC.3~ACC.0 $\leftarrow$ [m].7~[m].4
Description Operation	The low-order and high-order nibbles of the specified data memory a ing the result to the accumulator. The contents of the data memory ACC.3~ACC.0 $\leftarrow$ [m].7~[m].4



SZ [m]	Skip if data memory is 0
Description	If the contents of the specified data memory are 0, the following instruction, fetched during
	the current instruction execution, is discarded and a dummy cycle is replaced to get the
	proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m]=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SZA [m]	Move data memory to ACC, skip if 0
Description	The contents of the specified data memory are copied to the accumulator. If the contents is
	0, the following instruction, fetched during the current instruction execution, is discarded
	and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m]=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SZ [m].i	Skip if bit i of the data memory is 0
Description	If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-
	tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m].i=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	Nove the DOM and a (surrant name) to TDLL and data memory
TABRDC [m] Description	Move the ROM code (current page) to TBLH and data memory The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved
Description	to the specified data memory and the high byte transferred to TBLH directly.
Operation	[m] ← ROM code (low byte)
	$TBLH \leftarrow ROM \text{ code (high byte)}$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
TABRDL [m]	Move the ROM code (last page) to TBLH and data memory
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to
Description	the data memory and the high byte transferred to TBLH directly.
Operation	[m] ← ROM code (low byte)
	$TBLH \leftarrow POM  code (high  byte)$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



	1	VOD		· · · · · ·				
XOR A,[m]	Logical XOR accumulator with data memory							
Description	Data in the accumulator and the indicated data memory perfo sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow ACC "XOR" [m]$							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_							
				1				
XORM A,[m]	Logical XOR data memory with the accumulator							
Description	Data in the indicated data memory and the accumulator perform a transitive_OR operation. The result is stored in the data memory. The 0 fl							
Operation	[m] ← ACC "XOR" [m]							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_				$\checkmark$		_
XOR A,x	Logical	XOR in	nmediat	e data t	o the ac	cumula	ator	
Description	Data in the accumulator and the specified data perform a bitwise lo eration. The result is stored in the accumulator. The 0 flag is affe							
Operation	$ACC \leftarrow ACC "XOR" x$							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_			_	$\checkmark$		



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2001 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.