

## HT82K68E-L/HT82K68A-L Multimedia Keyboard Encoder 8-Bit MCU

#### **Technical Document**

- Tools Information
- FAQs
- Application Note

#### Features

- Operating voltage: 1.8V~5.5V
- 34 bidirectional I/O line and 3 CMOS output
- One 8-bit programmable timer counter with overflow interrupts
- Crystal or RC oscillator
- Watchdog Timer
- 3K×16 program EPROM
- 160×8 data RAM
- One external interrupt pin (shared with PC2)

#### **General Description**


This device is an 8-bit high performance peripheral interface IC, designed for multiple I/O products and multimedia applications. It supports interface to a low speed PC with multimedia keyboard or wireless keyboard in Windows 95, Windows 98 or Windows 2000 environment. A HALT feature is included to reduce power consumption.

- 2.0V LVR by option (default disable)
- HALT function and wake-up feature reduce power consumption
- Six-level subroutine nesting
- Bit manipulation instructions
- 16-bit table read instructions
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- 20/28-pin SOP, 48-pin SSOP package

The mask version HT82K68A-L is fully pin and functionally compatible with the OTP version HT82K68E-L device.



#### **Block Diagram**



2



### Pin Assignment

				PB5	1	48 🗆 PB6
				PB4 🗆	2	47 🗋 РВ7
				PA3 🗆	3	46 🗆 PA4
				PA2	4	45 🗆 PA5
				PA1	5	44 🗆 PA6
				PA0	6	43 🗆 PA7
				PB3 🗆	7	42 🗆 NC
				PB2	8	41 🗆 NC
				PB1	9	40 🗆 NC
			7	PB0 🗆	10	39 🗆 NC
		PB5 41	28 🗆 РВ6	NC 🗆	11	38 🗆 OSC2
		РВ4 □2	27 🗖 РВ7	NC 🗆	12	37 OSC1
		РАЗ 🗖 З	26 🗆 PA4	PD7	13	
	7	PA2 4	25 🗆 PA5	PD6 🗆	14	35 RESET
PA3 🗖 1	20 🗆 PA4	PA1 🕁 5	24 🗆 PA6	PD5 🗆	15	34 🗆 PE4(LED)
PA2 🗖 2	19 🗖 PA5	PA0 🗖 6	23 🗆 PA7	PD4 🗆	16	33 🗖 PD3
PA1 🗖 3	18 🗖 PA6	РВ3 🗆 7	22 🗆 OSC2	VSS 🗆	17	32 🗆 PD2
PA0 🗖 4	17 🗖 PA7	РВ2 🗆 8	21 🗆 OSC1	PE2(LED)	18	31 🗖 PD1
PB1 🗖 5	16 🗆 OSC2	РВ1 🛛 9	20 🗖 VDD	PE3(LED)	19	30 🗖 PD0
РВ0 🗖 6	15 🗖 OSC1	РВ0 🗆 10	19 🗆 RESET	PC0	20	29 🗆 PC7
VSS 🗖 7		VSS 🗆 11	18 🗆 PC7	PC1	21	28 🗆 PC6
PE2 🗖 8	13 🗆 RESET	PC1 412	17 🗆 PC6	PC2	22	27 🗖 PC5
PC0 🗖 9	12 🗖 PC3	PC2 413	16 🗆 PC5	PE0	23	26 🗆 PC4
PC1 🗖 10	11 🗖 PC2	PC3 414	15 🗆 PC4	PE1	24	25 🗆 PC3
HT82K68E-L -20 S		HT82K68E-L/ —28 S			68E-L/H1 - 48 SSO	] Г82К68А-L Р-А

### **Pin Description**

Pin Name	I/O	Mask Option	Description
PA0~PA7	I/O	Wake-up Pull-high or None	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trigger input with or without 12K pull-high resistor.
PB0~PB7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the output or Schmitt Trigger input with or without pull-high resistor.
PC0	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up input by mask option.
PC1	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up input by mask option.
PC2~PC3	I/O	Wake-up Pull-high or None	Bidirectional 2-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor. PC2 also as external interrupt input pin. PE0 determine whether rising edge or falling edge of PC2 to trigger the INT circuit.
PC4~PC7	I/O	Pull-high or None	Bidirectional 4-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.
PD0~PD7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.



Pin Name	I/O	Mask Option	Description
PE0~PE1	I/O	Pull-high or None	Bidirectional input/output port. Software* instruction determine the CMOS output or Schmitt Trigger input with or without pull-high resistor. If PE0 output 1, rising edge of PC2 trigger INT circuit. PE0 output 0, falling edge of PC2 trigger INT circuit.
PE2	0		This pin is a CMOS output structure. The pad can function as LED (SCR) drivers for the keyboard. $I_{OL}{=}18mA$ at $V_{OL}{=}3.4V$
PE3	0		This pin is a CMOS output structure. The pad can function as LED (NUM) drivers for the keyboard. $I_{OL}{=}18mA$ at $V_{OL}{=}3.4V$
PE4	0		This pin is a CMOS output structure. The pad can function as LED (CAP) drivers for the keyboard. $I_{OL} = 18 mA$ at $V_{OL} = 3.4 V$
VDD	_	_	Positive power supply
VSS	_		Negative power supply, ground
RESET	I	_	Chip reset input. Active low. Built-in power-on reset circuit to reset the entire chip. Chip can also be externally reset via RESET pin
OSC1 OSC2	I O	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal for the internal system clock. In the case of RC operation, OSC2 is the output terminal for the 1/4 system clock; A 110k $\Omega$ resistor is connected to OSC1 to generate a 2 MHZ frequency.

Note: \*: Software means the HT-IDE (Holtek Integrated Development Environment) can be configured by mask option.

#### **Absolute Maximum Ratings**

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV_SS-0.3V to V_DD+0.3V	Operating Temperature25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

#### **D.C. Characteristics**

Cumhal	Deveryoften		Test Conditions	Min	True	Max	Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit	
V <sub>DD</sub>	Operating Voltage			1.8		5.5	V	
		3V		_	0.7	1.5	mA	
I <sub>DD1</sub>	Operating Current (Crystal OSC)	5V	No load, f <sub>SYS</sub> = 6MHz	_	2	5	mA	
1	Operating Current (RC OSC)		No lood f - GMHz	_	0.5	1.5	mA	
I <sub>DD2</sub>			No load, f <sub>SYS</sub> = 6MHz	_	2	5	mA	
		3V		_		8	μA	
I <sub>STB1</sub>	Standby Current (WDT enabled)		No load, system HALT	_		15	μA	
1		3V		_		3	μA	
I <sub>STB2</sub>	Standby Current (WDT Disabled)	5V	No load, system HALT			6	μA	
	Input Low Voltage for I/O Ports	3V		0		$0.3V_{DD}$	V	
V <sub>IL1</sub>	(Schmitt)	5V		0	_	$0.3V_{DD}$	V	
\ <i>\</i>	Input High Voltage for I/O Ports	3V		$0.7V_{DD}$	_	V <sub>DD</sub>	V	
V <sub>IH1</sub>	(Schmitt)	5V		$0.7V_{DD}$		V <sub>DD</sub>	V	

4

Ta=25°C



### HT82K68E-L/HT82K68A-L

0	Barrantan		Test Conditions	D.C.	<b>T</b>		Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit	
		3V		0		0.7	V	
V <sub>IL2</sub>	Input Low Voltage (RESET)	5V		0		1.3	V	
		3V		$0.9V_{DD}$		V <sub>DD</sub>	V	
V <sub>IH2</sub>	Input High Voltage (RESET)	5V		$0.9V_{DD}$		V <sub>DD</sub>	V	
V <sub>LVR</sub>	Low Voltage Reset			_	2.0		V	
I <sub>OL</sub>	I/O Port Sink Current of PA, PB, PC, PD, PE0~1	5V	V <sub>OL</sub> = 0.1V <sub>DD</sub>	2	4	_	mA	
I <sub>OH</sub>	I/O Port Source Current of PA, PB, PC, PD, PE0~4	5V	V <sub>OH</sub> = 0.9V <sub>DD</sub>	-2.5	-4	_	mA	
I <sub>LED</sub>	LED Sink Current (SCR, NUM, CAP)	5V	V <sub>OL</sub> =3.4V	10	17	25	mA	
t <sub>POR</sub>	Power-on Reset Time	5V	R=100kΩ, C=0.1μF	50	100	150	ms	
D	Internal Pull-high Resistance of PA,	3V		30	60	90	kΩ	
R <sub>PH</sub>	PB, PC, PD, PE Port	5V		15	30	45	kΩ	
D	Internal Pull-high Resistance of DATA,	3V		4	9	15	kΩ	
R <sub>PH1</sub>	CLK	5V		2	4.7	8	kΩ	
∆f/f	Frequency Variation	5V	Crystal			±1	%	
∆f/f1	Frequency Variation	5V	RC	_		±20	%	

#### A.C. Characteristics

Ta=25°C

Cumhal	Deveryoten		Test Conditions	Min.	True	Max	Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Onic	
4		1.8V	_		4	_	MHz	
f <sub>SYS1</sub>	System Clock (Crystal OSC)	5V			6		MHz	
4		3V	OSC resistor $40k\Omega$	4.8	6	7.2	MHz	
f <sub>SYS2</sub>	System Clock (RC OSC)	5V	OSC resistor $40k\Omega$	4.8	6	7.2	MHz	
	Watchdog Oscillator Period			45	90	180	μs	
twdtosc				35	78	130	μs	
+	Watahdar Time out Daried (DC)	3V	Without WDT	12	23	45	ms	
t <sub>WDT1</sub>	Watchdog Time-out Period (RC)	5V	prescaler	9	19	35	ms	
t <sub>WDT2</sub>	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	_	1024	_	t <sub>SYS</sub>	
t <sub>RES</sub>	External Reset Low Pulse Width	_	_	1	_	_	μs	
t <sub>SST</sub>	System Start-up Timer Period		Power-up or wake-up from HALT	_	1024		t <sub>SYS</sub>	
t <sub>INT</sub>	Interrupt Pulse Width	_		1	_	_	μS	

Note:  $t_{SYS}$ = 1/ $f_{SYS1}$  or 1/ $f_{SYS2}$ 



#### **Functional Description**

#### **Execution Flow**

The device system clock is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### **Program Counter – PC**

The 12-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

Once a control transfer takes place, an additional dummy cycle is required.

#### Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized with 3072×16 bits, addressed by the program counter and table pointer.



#### **Execution Flow**

Mada	Program Counter												
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0	
External interrupt	0	0	0	0	0	0	0	0	0	1	0	0	
Timer counter overflow	0	0	0	0	0	0	0	0	1	0	0	0	
Skip					Pr	ogram (	Counter	+2					
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0	
Jump, call branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0	
Return from subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0	


Note: \*11~\*0: Program counter bits

#11~#0: Instruction code bits

S11~S0: Stack register bits @7~@0: PCL bits

Rev. 1.00





Note: n ranges from 0 to B

#### **Program Memory**

Certain locations in the program memory are reserved for special usage:

Location 000

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Location 004H

Location 004H is reserved for external interrupt service program. If the PC2 (external input pin) is activated, the interrupt is enabled, and the stack is not full, the program begins execution at location 004H. The pin PE0 determine whether the rising or falling edge of the PC2 to activate external interrupt service program.

Location 008H

This area is reserved for the timer counter interrupt service program. If timer interrupt results from a timer counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, one page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 1 bit is read as 0. The Table Higher-order byte register (TBLH) is read only. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into six levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgement, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

#### Data Memory – RAM

The data memory is designed with  $184 \times 8$  bits. It is divided into two functional groups: special function registers and general purpose data memory ( $160 \times 8$ ). Most of them are read/write, but some are read only.

The unused space before 60H is reserved for future expanded usage and reading these locations will get the result 00H. The general purpose data memory, addressed from 60H to FFH, is used for data and control information under instruction command. All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set

In a true ation (a)		Table Location										
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	0	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Note: \*11~\*0: Table location bits


@7~@0: Table location bits

Rev. 1.00

P11~P8: Current program counter bits



and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through Memory pointer registers (MP0;01H, MP1;03H).



#### **RAM Mapping**

#### Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] can access the data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

#### Accumulator

The accumulator is closely related to the ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

#### Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status Register – Status

The 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watch dog time-out flag (TO). The status register not only records the status information but also controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flags. It should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by system power up, Watchdog Timer overflow, executing the HALT instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precaution must be taken to save it properly.



Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or if no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared when either a system power-up or executing the CLR WDT instruction. PDF is set by executing a HALT instruction.
5	то	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

#### Status (0AH) Register

#### Interrupt

The device provides an internal timer counter interrupt and an external interrupt shared with PC2. The interrupt control register (INTC;0BH) contains the interrupt control bits to set not only the enable/disable status but also the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have the wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack followed by a branch to a subroutine at the specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, the contents should be saved in advance.

The internal timer counter interrupt is initialized by setting the timer counter interrupt request flag (TOF; bit 5 of INTC), which is normally caused by a timer counter overflow. When the interrupt is enabled, and the stack is not full and the TOF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TOF) will be reset and the EMI bit cleared to disable further interrupts.

The external interrupt is shared with PC2. The external interrupt is activated, the related interrupt request flag (EIF; bit4 of INTC) is then set. When the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will also be cleared to disable other interrupts.

The external interrupt (PC2) can be triggered by a high to low transition, or a low to high transition of the PC2, which is dependent on the output level of the PE0. When PE0 is output high, the external interrupt is triggered by a low to high transition of the PC2. When PE0 is output low, the external interrupt is triggered by a high to low transition of PC2.

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
1	EEI	Control the external interrupt
2	ET0I	Controls the timer counter interrupt (1= enabled; 0= disabled)
3		Unused bit, read as "0"
4	EIF	External interrupt flag
5	T0F	Internal timer counter request flag (1= active; 0= inactive)
6, 7	_	Unused bit, read as "0"

#### INTC (0BH) Register



During the execution of an interrupt subroutine, other interrupt acknowledgements are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, a RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Vector
External interrupt 1	04H
Timer counter overflow	08H

Once the interrupt request flags (T0F) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is suggested that a program does not use the "CALL subroutine" within the interrupt subroutine. Because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine it will damage the original control sequence.

#### **Oscillator Configuration**


There are two oscillator circuits in the microcontroller. Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by mask options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and resists the external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is needed and the resistance must range from  $20k\Omega$  to  $39k\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the

chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift needed for oscillator, no other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works for a period of approximately  $78\mu$ s. The WDT oscillator can be disabled by mask option to conserve power.




System Oscillator

#### Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT results in no operation.

Once the internal WDT oscillator (RC oscillator normally with a period of  $78\mu$ s) is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.





If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the WDT logic can be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

#### WDTS (09H) Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. An overflow in the HALT mode, initializes a "warm reset" only when the program counter and stack pointer are reset to zero. To clear the contents of the WDT (including the WDT prescaler ), three methods are adopted; external reset (a low level to RESET), software instruction(s), or a HALT instruction. There are two types of software instructions; CLR WDT and CLR WDT1/CLR WDT2. Of these two types of instruction, only one can be active depending on the mask option - "CLR WDT times selection option". If the "CLR WDT" is selected (ie. CLR WDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (ie. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of the time-out.

#### Power Down Operation – HALT

The HALT mode is initialized by the HALT instruction and results in the following...

- The system oscillator will turn off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on Chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recount again (if the WDT clock has come from the WDT oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, interrupt, and external falling edge signal on port A and port C [0:3] or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". Examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared when system power-up or executing the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and stack pointer, the others keep their original status.

On the other hand, awakening from an external interrupt (PC2), two sequences may happen. If the interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. But if the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

The port A or port C [0:3] wake-up can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event occurs, and the system clock comes from a crystal, it takes 1024  $t_{SYS}$  (system clock period) to resume normal operation. In other words, the device will insert a dummy period after the wake-up. If the system clock comes from an RC oscillator, it continues operating immediately. If the wake-up results in next instruction execution, this will execute immediately after the dummy period is completed.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.



#### Reset

- There are three ways in which a reset can occur:
- RESET reset during normal operation
- RESET reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a warm reset that just resets the program counter and stack pointer, leaving the other circuits to remain in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RESET reset during power-up
u	u	RESET reset during normal operation
0	0	RESET wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: "u" means unchanged

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when it awakes from the HALT state.

When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the RESET pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional unit chip reset status is shown below.

Program Counter	000H
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer counter	Off
Input/output ports	Input mode
Stack Pointer	Points to the top of the stack



Reset Circuit HALT WDT Time-out Reset WDT WDT WDT WDT WDT WDT WDT Cold Reset OSC1 B Ripple Counter Power-on Detection

#### **Reset Configuration**

#### **Timer Counter**

A timer counter (TMR) is implemented in the microcontroller. The timer counter contains an 8-bit programmable count-up counter and the clock may come from the system clock divided by 4.

Using the internal instruction clock, there is only one reference time-base.

There are two registers related to the timer counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer counter preload register and reading TMR gets the contents of the timer counter. The TMRC is a timer counter control register, which defines some options.

Bit No.	Label	Function
0~3		Unused bit, read as "0"
4	TON	To enable/disable timer counting (0= disabled; 1= enabled)
5		Unused bit, read as "0"
6 7	TM0 TM1	10= Timer mode (internal clock)

#### TMRC (0EH) Register




Register	Reset (Power On)	WDT Time-out (Normal Operation)	RESET Reset (Normal Operation)	RESET Reset (HALT)	WDT Time-out (HALT)
MP0	XXXX XXXX	սսսս սսսս	นนนน นนนน	սսսս սսսս	սսսս սսսս
MP1	xxxx xxxx	սսսս սսսս	սսսս սսսս	սսսս սսսս	սսսս սսսս
ACC	xxxx xxxx	սսսս սսսս	นนนน นนนน	นนนน นนนน	սսսս սսսս
Program Counter	000H	000H	000H	000H	000H*
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-นนน นนนน	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	00 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR	xxxx xxxx	0000 0000	0000 0000	0000 0000	սսսս սսսս
TMRC	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PB	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PE	1 1111	1 1111	1 1111	1 1111	u uuuu
PEC	1 1111	1 1111	1 1111	1 1111	u uuuu

The state of the registers is summarized in the following table:

Note: "\*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



Rev. 1.00



In the timer mode, once the timer counter starts counting, it will count from the current contents in the timer counter to FFH. Once overflow occurs, the counter is reloaded from the timer counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to it will only be kept in the timer counter preload register. The timer counter will still operate until overflow occurs. When the timer counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

#### Input/Output Ports

There are 34 bidirectional input/output lines in the microcontroller, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H, 16H, 18H or 1AH). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically (i.e., on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source(s) also depend(s) on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H and 1BH.


After a chip reset, these input/output lines stay at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H, 14H, 16H, 18H or 1AH) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR [m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A and port C [0:3] has the capability to wake-up the device.

PC2 is shared with the external interrupt pin, PE2~PE4 is defined as CMOS output pins only. PE0 can determine whether the high to low transition, or the low to high transition of PC2 to activate the external subroutine, when PE0 output high, the low to high transition of PC2 to trigger the external subroutine, when PE0 output low, the high to low transition of PC2 to trigger the external subroutine.

PE2~PE4 is configured as CMOS output only and is used to drive the LED. PC0, PC1 is configured as NMOS open drain output with  $4.6k\Omega$  pull-high resistor such that it can easy to use as DATA or CLOCK line of PS2 keyboard application.



Rev. 1.00



#### Low Voltage Reset – LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range  $0.9V \sim V_{LVR}$  such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:


- The low voltage (0.9V~V<sub>LVR</sub>) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external  $\overline{\text{RES}}$  signal to perform chip reset.

The relationship between  $V_{\text{DD}}$  and  $V_{\text{LVR}}$  is shown below.





Note: V<sub>OPR</sub> is the voltage range for proper chip operation at 4MHz system clock.



- Note: \*1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
  - \*2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.



#### **ROM Code Option**


The following shows six kinds of ROM code option in the device. All the ROM code options must be defined to ensure proper system function.

No.	ROM Code Option
1	OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the XST (Crystal Start-up Timer) default is activated, otherwise the XST is disabled.
2	WDT source selection. There are three types of selection: on-chip RC oscillator, instruction clock or disable the WDT.
3	CLRWDT times selection. This option defines the way to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, only then will the WDT be cleared.
4	Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA and PC [0:3] only) all have the capability to wake-up the chip from a HALT.
5	Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the I/O ports. Each bit of an I/O port can be independently selected.
6	LVR enable/disable. User can configure whether enable or disable the circuit by configuration option.
7	The Input type only Schmitt Trigger input type can used for HT82K68E-L. The Input type Schmitt Trigger input or inverter input type can used for HT82K68A-L.

#### **Application Circuits**

#### RC Oscillator for Multiple I/O Applications

# Crystal Oscillator or Ceramic Resonator for Multiple I/O Applications





### Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$\begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array}$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c c} 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	. ,		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	$ \begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None C C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup> 1 <sup>(1)</sup>	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC[M](5)	Read ROM code (locate by TBLP and TBHP) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDC[m] <sup>(6)</sup>	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- $\checkmark$ : Flag is affected
- -: Flag is not affected
- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

- <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.
- <sup>(5)</sup>: "ROM code TBHP option" is enabled
- <sup>(6)</sup>: "ROM code TBHP option" is disabled



### Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	the accu	mulator					
Description	The contents of the specified data memory, accumulator and the carry flag are added s multaneously, leaving the result in the accumulator.									
Operation	$ACC \leftarrow A$	.CC+[m]+0	2							
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				
ADCM A,[m]	Add the accumulator and carry to data memory									
Description		The contents of the specified data memory, accumulator and the carry flag are add multaneously, leaving the result in the specified data memory.								
Operation	$[m] \leftarrow AC$	C+[m]+C								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				
	Add data	momorit	the endu	mulator						
ADD A,[m] Description		-	o the accur specified		ony and the					
Description		the accum			ory and the					
Operation	$ACC \leftarrow A$	CC+[m]								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				
ADD A,x	Add imme	ediate data	a to the ac	cumulator						
Description			accumulat		specified	data are a				
	accumula	tor.								
Operation	$ACC \leftarrow A$	CC+x								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
		—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				
ADDM A,[m]	Add the a	ccumulato	or to the da	ita memor	у					
Description		ents of the the data m	specified onemory.	data memo	ory and the	e accumul				
Operation	$[m] \leftarrow AC$	C+[m]								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
	_		$\checkmark$	$\checkmark$	$\checkmark$					
	L	1	1		1	<u>I</u>				

HOLTEK

AND A,[m]	Logical AN	D accum	ulator with	data men	nory				
Description		Data in the accumulator and the specified data memory perform a bitwise logical_AND or eration. The result is stored in the accumulator.							
Operation	ACC ← ACC "AND" [m]								
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
AND A,x	Logical AN	D immed	liate data te	o the accu	umulator				
Description	Data in the The result				ed data pe	rform a bi			
Operation	$ACC \leftarrow AC$	C "AND	″ x						
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
	_		—						
ANDM A,[m]	Logical AN	D data m	nemory with	n the accu	imulator				
Description	Data in the			•		lator perfo			
On small s	eration. Th			the data r	nemory.				
Operation	[m] ← ACC	; "AND"	mJ						
Affected flag(s)									
	то	DDE	0)/	7	10	0			
	ТО	PDF	OV	Z	AC	С			
	TO —	PDF	OV	Z √	AC	C			
CALL addr	TO — Subroutine		OV —		AC	C			
CALL addr Description		call ction unc punter inc ne stack.	onditionally rements or The indica	calls a since to obtain ted address		located a			
	Subroutine The instruc program co this onto th	call ction uncering punter inconter stack. struction a	onditionally rements or The indica at this addr Counter+1	calls a since to obtain ted address		located a			
Description	Subroutine The instruc program cc this onto th with the ins Stack ← P	call ction uncering punter inconter stack. struction a	onditionally rements or The indica at this addr Counter+1	√ v calls a s nce to obta ted addre		located a			
Description	Subroutine The instruc program cc this onto th with the ins Stack ← P	call ction uncering punter inconter stack. struction a	onditionally rements or The indica at this addr Counter+1	√ v calls a s nce to obta ted addre		located a			
Description	Subroutine The instruc program co this onto th with the ins Stack ← P Program C	call ction unco pounter inco ne stack. struction a rogram C ounter ←	onditionally rements or The indica at this addr Counter+1 - addr	√ / calls a s nce to obta ted addre ress.	ubroutine ain the add ess is then	located a ress of the loaded. I			
Description	Subroutine The instruc program co this onto th with the ins Stack ← P Program C	call ction unc punter inc ne stack. struction a rogram C ounter ← PDF	onditionally rements or The indica at this addr Counter+1 - addr	√ / calls a s nce to obta ted addre ress.	ubroutine ain the add ess is then	located a ress of the loaded. I			
Description Operation Affected flag(s)	Understand	call     counter inc     ine stack.     struction a     rogram C     ounter ←     PDF  memory	onditionally rements or The indica at this addr Counter+1 - addr OV	√ / calls a s nce to obta ted addre ress. Z 	AC	located a ress of the loaded. I			
Description Operation Affected flag(s)	Understand	call ction unco- punter inco- to stack. struction a rogram C ounter ← PDF  memory hts of the	onditionally rements or The indica at this addr Counter+1 - addr OV	√ / calls a s nce to obta ted addre ress. Z 	AC	located a ress of the loaded. I			
Description Operation Affected flag(s) CLR [m] Description	Understand	call ction unco- punter inco- to stack. struction a rogram C ounter ← PDF  memory hts of the	onditionally rements or The indica at this addr Counter+1 - addr OV	√ / calls a s nce to obta ted addre ress. Z 	AC	located a ress of the loaded. I			
Description Operation Affected flag(s) CLR [m] Description Operation	Understand	call ction unco- punter inco- to stack. struction a rogram C ounter ← PDF  memory hts of the	onditionally rements or The indica at this addr Counter+1 - addr OV	√ / calls a s nce to obta ted addre ress. Z 	AC	located a ress of the loaded. I			



CLR [m].i	Cloar bit o	of data ma	mony				
Description	Clear bit of data memory The bit i of the specified data memory is cleared to 0.						
Operation	[m].i ← 0			,			
Affected flag(s)	[]						
	то	PDF	OV	Z	AC	С	
		_		_			
CLR WDT	Clear Wat	chdog Tim	her				
Description		-	(clears the	e WDT). Th	ne power d	lown bit (F	
·	cleared.			,		,	
Operation	$WDT \leftarrow 0$	ОH					
	PDF and	TO ← 0					
Affected flag(s)				_			
	ТО	PDF	OV	Z	AC	C	
	0	0		—	—	—	
CLR WDT1	Preclear \	Vatchdog	Timer				
Description		-	VDT2, clea	ars the WE	DT. PDF ai	nd TO are	
·	of this inst	ruction wit	hout the ot	her precle	ar instruct	ion just se	
	•		has been	executed	and the T	O and PD	
Operation	WDT ← 0 PDF and						
Affected flag(s)	PDF and	10 ~ 0					
Affected flag(s)	то	PDF	OV	Z	40	С	
	0*	0*	00	2	AC		
	0	0	_			_	
CLR WDT2	Preclear \	Watchdog	Timer				
Description	Together	with CLR V	VDT1, clea	ars the WE	DT. PDF a	nd TO are	
			thout the o	-			
Operation	WDT $\leftarrow$ 0		has been	executed	and the T	O and PD	
Operation	PDF and $\sim$						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	0*	0*				_	
CPL [m]	Complem	ent data m	nemory				
Description		•	tified data ntained a <i>′</i>				
Operation	[m] ← [m]						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_		_	$\checkmark$		_	
	L	1			1	1	

CPLA [m]	Complem	ent data n	nemory an	d nlaca ra	sult in the	accumula	ator	
Description	Complement data memory and place result in the accumulator Each bit of the specified data memory is logically complemented (1's complement). which previously contained a 1 are changed to 0 and vice-versa. The complemented re							,
							rsa. The complemented emory remain unchang	
Operation	ACC ← [	_					,	
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	_	$\checkmark$		_		
DAA [m]	Decimal-/	Adjust acc	umulator fo	or addition				
Description	The accu	mulator va	lue is adjus	sted to the	BCD (Bina	ary Codec	Decimal) code. The ac	cum
							he BCD code and an ir	
		,					s greater than 9. The B	
	•	-	-	-		-	nal value is greater than nchanged. The result is	
		,	and only t	•			•	5101
Operation		-ACC.0 >9	-	5		, ,		
•	then [m].3	3~[m].0 ←	(ACC.3~A	CC.0)+6,	AC1=AC			
	else [m].3	B~[m].0 ←	(ACC.3~A	CC.0), AC	1=0			
	and							
			C1 >9 or C		04.0-4			
			ACC.7~A0 ACC.7~A0					
Affected flag(s)	6166 [11].1	[11].+ 、	//00./ //0	0.4.701	,0 0			
/ mooled hug(5)		PDF	OV	Z	AC	С	7	
	то		0.	~	AC	0		
	то	FDF				al	-	
			_	—				
DEC [m]		nt data me	emory					
	 Decreme	nt data me	emory d data mer					
Description	 Decreme	nt data me	-					
Description Operation	Decreme Data in th	nt data me	-	— nory is de				
Description Operation	Decreme Data in th	nt data me	-	nory is der	cremented			
Description Operation	Decreme Data in th [m] ← [m]	nt data me ne specifie  –1	d data mer	Z		l by 1.	-	
Description Operation Affected flag(s)	Decreme Data in th [m] ← [m]	nt data me ne specifie  –1	d data mer			l by 1.		
Description Operation Affected flag(s) DECA [m]	Decreme Data in th [m] ← [m] TO  Decreme	nt data me le specifie  -1 PDF 	OV	Z √ place resu	AC —	C		
Description Operation Affected flag(s) DECA [m]	Decreme Data in th [m] ← [m] TO  Decreme Data in th	nt data me le specifie  -1 PDF 	OV	Z √ place resu	AC — It in the ac	C C ccumulate	or ing the result in the acco	umul
Description Operation Affected flag(s) DECA [m] Description	Decreme Data in th [m] ← [m] TO  Decreme Data in th	nt data me e specifie  -1 PDF 	OV OV emory and	Z √ place resu	AC — It in the ac	C C ccumulate		umu
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation Affected flag(s)	Decrement Data in the [m] ← [m] TO  Decrement Data in the tor. The c	nt data me e specifie  -1 PDF 	OV OV emory and	Z √ place resu	AC — It in the ac	C C ccumulate		umul
Description Operation Affected flag(s) DECA [m] Description Operation	Decrement Data in the [m] ← [m] TO  Decrement Data in the tor. The c	nt data me e specifie  -1 PDF 	OV OV emory and	Z √ place resu	AC — It in the ac	C C ccumulate		ımu



HALT	Enter power down mode						
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PDF) is set and the WDT time-out bit (TO) is cleared.						
Operation	Program Counter $\leftarrow$ Program Counter- PDF $\leftarrow$ 1 TO $\leftarrow$ 0	-1					
Affected flag(s)							
	TO PDF OV Z	AC C					
	0 1 — —						
INC [m]	Increment data memory						
Description	Data in the specified data memory is in	cremented by 1					
Operation	[m] ← [m]+1						
Affected flag(s)							
	TO PDF OV Z	AC C					
INCA [m]	Increment data memory and place resu	It in the accumulator					
Description	Data in the specified data memory is inc tor. The contents of the data memory re		the result in the accumula-				
Operation	ACC ← [m]+1						
Affected flag(s)							
	TO PDF OV Z	AC C					
JMP addr	Directly jump						
Description	The program counter are replaced with	the directly-specified a	ddress unconditionally, and				
	control is passed to this destination.						
Operation	Program Counter ←addr						
Affected flag(s)							
	TO PDF OV Z	AC C					
	TO         PDF         OV         Z           -         -         -         -         -	AC C					
MOV A,[m]							
<b>MOV A,[m]</b> Description	TO     PDF     OV     Z		accumulator.				
	Move data memory to the accumulator The contents of the specified data mer		accumulator.				
Description	Move data memory to the accumulator		accumulator.				
Description Operation	Move data memory to the accumulator The contents of the specified data mer		accumulator.				
Description Operation	Move data memory to the accumulator The contents of the specified data mem ACC $\leftarrow$ [m]	nory are copied to the a	accumulator.				



### HT82K68E-L/HT82K68A-L

	Nove infinedi	ate data to the	accumulat				
Description	The 8-bit data	a specified by	he code is l	oaded into	the accun	nulator.	
Operation	$ACC \leftarrow X$						
Affected flag(s)						1	
	TO F	PDF OV	Z	AC	С		
				_			
MOV [m],A		umulator to da	-				
Description	The contents memories).	of the accumu	lator are cop	pied to the	specified c	lata memory (one of the o	
Operation	[m] ←ACC						
Affected flag(s)							
	TO F	PDF OV	Z	AC	С		
			_				
NOP	No operation						
Description	No operation	is performed.	Execution c	ontinues w	ith the nex	t instruction.	
Operation	Program Cou	inter ← Progra	m Counter+	1			
Affected flag(s)							
	TO F	PDF OV	Z	AC	С		
			—	—			
OR A,[m]	Logical OR ad	ccumulator wit	h data mem	ory			
	Data in the ac	ccumulator an	d the specifi	ed data m		e of the data memories)	
Description	Data in the ac form a bitwise	ccumulator an e logical_OR o	d the specifi	ed data m		e of the data memories) he accumulator.	
Description	Data in the ac	ccumulator an e logical_OR o	d the specifi	ed data m		, ,	
Description	Data in the ac form a bitwise ACC ← ACC	ccumulator an e logical_OR o ″OR″ [m]	d the specifi peration. Th	ed data mo	stored in t	, ,	
Description	Data in the ac form a bitwise ACC ← ACC	ccumulator an e logical_OR o	d the specifi	ed data m		, ,	
Description Operation Affected flag(s)	Data in the ac form a bitwise ACC ← ACC TO F	ccumulator an e logical_OR o "OR" [m] PDF OV — —	d the specifi peration. Th Z	AC	stored in t	, ,	
Description Deeration Affected flag(s)	Data in the ac form a bitwise ACC ← ACC TO F Logical OR in	ccumulator an e logical_OR o "OR" [m] PDF OV 	d the specifi peration. Th Z √ to the accur	AC	C	, ,	
Description Operation Affected flag(s) <b>DR A,x</b> Description	Data in the ac form a bitwise ACC ← ACC TO F Logical OR in Data in the ac	ccumulator an e logical_OR o "OR" [m] PDF OV 	d the specifi peration. Th Z √ to the accur d the specif	AC	C	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation	Data in the ac form a bitwise ACC ← ACC TO F Logical OR in Data in the ac	ccumulator an a logical_OR o "OR" [m] PDF OV — — — nmediate data ccumulator an stored in the a	d the specifi peration. Th Z √ to the accur d the specif	AC	C	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation	Data in the ac form a bitwise ACC ← ACC TO F  Logical OR in Data in the ac The result is s	ccumulator an a logical_OR o "OR" [m] PDF OV — — — nmediate data ccumulator an stored in the a	d the specifi peration. Th Z √ to the accur d the specif ccumulator.	AC	C	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation	Data in the action of the form a bitwise $ACC \leftarrow ACC$ TO F Logical OR in Data in the action of the result is so $ACC \leftarrow ACC$	ccumulator an a logical_OR o "OR" [m] PDF OV — — — nmediate data ccumulator an stored in the a	the specifi peration. Th Z √ to the accur d the specif ccumulator. Z	AC	C	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation	Data in the action of the form a bitwise $ACC \leftarrow ACC$ TO F Logical OR in Data in the action of the result is so $ACC \leftarrow ACC$	ccumulator an e logical_OR o "OR" [m] PDF OV — — — nmediate data ccumulator an stored in the a "OR" x	d the specifi peration. Th Z √ to the accur d the specif ccumulator.	AC AC Mulator ied data po	C	he accumulator.	
Description Operation Affected flag(s) <b>DR A,x</b> Description Operation Affected flag(s)	Data in the action of the form a bitwise $ACC \leftarrow ACC$ TO F Logical OR in Data in the action of the result is so $ACC \leftarrow ACC$	ccumulator an e logical_OR o "OR" [m] PDF OV — — — nmediate data ccumulator an stored in the a "OR" x PDF OV — — —	d the specifi peration. Th Z √ to the accur d the specif ccumulator. Z √	AC	C	he accumulator.	
Description Deperation Affected flag(s) DR A,x Description Operation Affected flag(s)	Data in the action of the form a bitwise $ACC \leftarrow ACC$ TO F Logical OR in Data in the action of the result is set of the form of the fore	Cocumulator an e logical_OR o "OR" [m] PDF OV — — — nmediate data ccumulator an stored in the a "OR" x PDF OV — — — ata memory w	the specifiperation. The specific peration. The specific values of the specific cumulator. The specific cumulator. The specific values of the specific values o	AC A	C C erform a b C C ories) and	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the action of the form a bitwise $ACC \leftarrow ACC$ TO F Logical OR in Data in the action of the result is set of the form of the fore	cccumulator an         a logical_OR o         "OR" [m]         PDF       OV	the specifiperation. The specific peration. The specific values of the specific cumulator. The specific cumulator. The specific values of the specific values o	AC A	C C erform a b C C ories) and	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the action form a bitwise $ACC \leftarrow ACC$ $\begin{tabular}{c} TO & F \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	cccumulator an         a logical_OR o         "OR" [m]         PDF       OV	the specifiperation. The specific peration. The specific values of the specific cumulator. The specific cumulator. The specific values of the specific values o	AC A	C C erform a b C C ories) and	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the act form a bitwise $ACC \leftarrow ACC$ TO F — Logical OR in Data in the act The result is s $ACC \leftarrow ACC$ TO F — Logical OR da Data in the d bitwise logica [m] $\leftarrow ACC$ "C	cccumulator an         a logical_OR o         "OR" [m]         PDF       OV	the specifiperation. The specific peration. The specific values of the specific cumulator. The specific cumulator. The specific values of the specific values o	AC A	C C erform a b C C ories) and	he accumulator.	
Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the act form a bitwise $ACC \leftarrow ACC$ TO F — Logical OR in Data in the act The result is s $ACC \leftarrow ACC$ TO F — Logical OR da Data in the d bitwise logica [m] $\leftarrow ACC$ "C	ccumulator an a logical_OR o "OR" [m] PDF OV — — — nmediate data ccumulator an stored in the a "OR" x PDF OV — — — ata memory w data memory w data memory w data memory w	the specifi peration. The specification of the accur to the accur d the specification of the accur Z  th the accur one of the n. The result	AC AC Mulator ied data pr AC AC AC Mulator data mem t is stored	C C C C C C C C Ories) and in the data	he accumulator.	

Rev. 1.00



### HT82K68E-L/HT82K68A-L

RET	Return from subroutine						
Description	The program counter is restored from the stack. This is a 2-cycle instruction.						
Operation	Program Counter ← Stack						
Affected flag(s)							
	TO PDF OV Z AC	С					
RET A,x	Return and place immediate data in the accumulat	tor					
Description	The program counter is restored from the stack and fied 8-bit immediate data.	the accu					
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x						
Affected flag(s)							
	TO PDF OV Z AC	С					
ETI	Return from interrupt						
Description	The program counter is restored from the stack, ar EMI bit. EMI is the enable master (global) interrupt						
Operation	Program Counter $\leftarrow$ Stack EMI $\leftarrow$ 1						
Affected flag(s)							
Affected flag(s)	TO PDF OV Z AC	С					
ffected flag(s)	TO         PDF         OV         Z         AC           —         —         —         —         —         —	C					
	TO     PDF     OV     Z     AC       —     —     —     —     —       Rotate data memory left	C —					
۲L [m]							
RL [m] Description	Rotate data memory left						
RL [m] Description Operation							
RL [m] Description Operation							
L [m] escription operation	Rotate data memory leftThe contents of the specified data memory are rotate $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0)[m].0 \leftarrow [m].7$	 red 1 bit le					
RL [m] Description Dperation Affected flag(s)	Rotate data memory leftThe contents of the specified data memory are rotate $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0)[m].0 \leftarrow [m].7$						
RL [m] Description Operation Affected flag(s) RLA [m]	Rotate data memory leftThe contents of the specified data memory are rotate $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0)[m].0 \leftarrow [m].7TOPDFOVZAC$	ed 1 bit le ~6) C cumulato ft with bit					
RL [m] Description Operation Affected flag(s) RLA [m] Description	Image: marked contents of the specified data memory are rotated to the specified data memory are rotated [m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0) [m].0 $\leftarrow$ [m].7         Image: marked content of the data memory of the data memory left and place result in the account of the data memory left and place result in the account of the data memory is rotated 1 bit left between the specified data memory is ro	ed 1 bit le 					
<b>RL [m]</b> Description Operation Affected flag(s) <b>RLA [m]</b> Description Operation	Image: constraint of the specified data memory left         The contents of the specified data memory are rotate $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0)         [m].0 \leftarrow [m].7         TO       PDF       OV       Z       AC         Image: constraint of the data memory left and place result in the acc         Data in the specified data memory is rotated 1 bit ler rotated result in the accumulator. The contents of the ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0)   $	ed 1 bit le 					
Affected flag(s) <b>RL [m]</b> Description Operation Affected flag(s) <b>RLA [m]</b> Description Operation Affected flag(s)	Image: constraint of the specified data memory left         The contents of the specified data memory are rotate $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0)         [m].0 \leftarrow [m].7         TO       PDF       OV       Z       AC         Image: constraint of the data memory left and place result in the acc         Data in the specified data memory is rotated 1 bit ler rotated result in the accumulator. The contents of the ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0)   $	ed 1 bit le 					



RLC [m]	Rotate data memory left through carry						
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re- places the carry bit; the original carry flag is rotated into the bit 0 position.						
Operation	[m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← C C ← [m].7						
Affected flag(s)							
	TO PDF OV Z AC C						
RLCA [m]	Rotate left through carry and place result in the accumulator						
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stor in the accumulator but the contents of the data memory remain unchanged.						
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7						
Affected flag(s)							
	TO PDF OV Z AC C						
R [m]	Rotate data memory right						
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7						
Dperation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0						
Affected flag(s)							
	TO PDF OV Z AC C						
RRA [m]	Rotate right and place result in the accumulator						
	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav						
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav						
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)						
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)						
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0						
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0						
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav         the rotated result in the accumulator. The contents of the data memory remain unchange         ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)         ACC.7 $\leftarrow$ [m].0         TO       PDF       OV       Z       AC       C						
Description Deration Affected flag(s) RRC [m] Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav         the rotated result in the accumulator. The contents of the data memory remain unchange         ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)         ACC.7 $\leftarrow$ [m].0         TO       PDF       OV       Z       AC       C						
Description Operation Affected flag(s) RRC [m] Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0 TO PDF OV Z AC C 						
Description Operation Affected flag(s) RRC [m] Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0 TO PDF OV Z AC C 						
RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leav the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0 TO PDF OV Z AC C 						

HOLTEK					п		8E-L/HT82K68A
RRCA [m]	Rotate rig	ht through	n carry and	place res	ult in the a	ccumulat	or
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.						
Operation	ACC.i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			_			$\checkmark$	
SBC A,[m]	Subtract o	lata memo	ory and ca	rry from th	e accumul	ator	
Description	The conte	ents of the	-	lata memo	ory and the	complen	nent of the carry flag are su nulator.
Operation	$ACC \leftarrow A$	CC+[m]+0	2				
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
	_	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SBCM A,[m]	Subtract o	lata memo	orv and car	rrv from th	e accumul	ator	
Description	The conte	Subtract data memory and carry from the accumulator The contents of the specified data memory and the complement of the carry flag are sub- tracted from the accumulator, leaving the result in the data memory.					
	tracted fro	om the acc	cumulator,	leaving the	e result in t	-	
Operation	tracted fro [m] ← AC	_	cumulator,	leaving the	e result in t	-	
•		_	cumulator,	leaving the	e result in t	-	
Operation Affected flag(s)		_	OV	leaving the	e result in t	-	
•	[m] ← AC	C+[m]+C				he data r	
Affected flag(s)	[m] ← AC	C+[m]+C PDF	OV √	Z √	AC	the data r	
Affected flag(s)	[m] ← AC TO Skip if dec The conte instruction	C+[m]+C PDF 	OV √ ata memor specified d d. If the res n, is discard	Z √ y is 0 ata memo sult is 0, th ded and a	AC √ ry are decr e following dummy cyo	C √ emented i instructio	
Affected flag(s) SDZ [m] Description	[m] ← AC TO Skip if ded The conte instructior instructior tion (2 cyc	C+[m]+C PDF —— crement da n is skippe n execution cles). Othe	OV √ ata memor specified d d. If the res n, is discard	Z  y is 0 ata memo sult is 0, th ded and a seed with t	AC √ ry are decr e following dummy cyo	C √ emented i instructio	by 1. If the result is 0, the non, fetched during the current aced to get the proper instru
Affected flag(s) <b>SDZ [m]</b> Description Operation	[m] ← AC TO Skip if ded The conte instructior instructior tion (2 cyc	C+[m]+C PDF —— crement da n is skippe n execution cles). Othe	OV √ ata memor specified d d. If the res n, is discard erwise proc	Z  y is 0 ata memo sult is 0, th ded and a seed with t	AC √ ry are decr e following dummy cyo	C √ emented i instructio	by 1. If the result is 0, the non, fetched during the current aced to get the proper instru
Affected flag(s) <b>SDZ [m]</b> Description Operation	[m] ← AC TO Skip if ded The conte instructior instructior tion (2 cyc	C+[m]+C PDF —— crement da n is skippe n execution cles). Othe	OV √ ata memor specified d d. If the res n, is discard erwise proc	Z  y is 0 ata memo sult is 0, th ded and a seed with t	AC √ ry are decr e following dummy cyo	C √ emented i instructio	by 1. If the result is 0, the non, fetched during the current aced to get the proper instru
Affected flag(s) <b>SDZ [m]</b> Description Operation	[m] ← AC TO Skip if dea The conte instructior tion (2 cyc Skip if ([m	C+[m]+C PDF 	OV  ata memor specified d d. If the res n, is discard erwise proc rooton = 1 (m) = -1	Z  y is 0 ata memo sult is 0, th ded and a ceed with 1 1)	AC √ ry are decr e following dummy cyo the next ins	C √ v emented instruction struction	by 1. If the result is 0, the non, fetched during the current aced to get the proper instru
Affected flag(s) SDZ [m] Description	[m] ← AC	C+[m]+C PDF Crement da nts of the s n is skippe n execution cles). Othe n]-1)=0, [n PDF	OV  ata memor specified d d. If the res n, is discard erwise proc rooton = 1 (m) = -1	Z  y is 0 ata memo sult is 0, th ded and a ceed with 1 1) Z	AC √ ry are decr e following dummy cy he next ins AC 	emented ↓ instruction cle is replastruction	by 1. If the result is 0, the non, fetched during the current aced to get the proper instru
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b>	[m] ← AC	C+[m]+C PDF 	OV ata memor specified d d. If the res ata memor ata memor specified d d. [m]	Z √ y is 0 ata memo sult is 0, th ded and a ceed with th 1) Z place resu ata memo ilt is stored e following	AC √ ry are decr e following dummy cyd he next ins AC  AC  ilt in ACC, ry are decr j instruction	C √ emented instruction struction c C 	by 1. If the result is 0, the mon, fetched during the current aced to get the proper instruct (1 cycle).
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b>	[m] ← AC	C+[m]+C PDF 	OV ata memor specified d d. If the res ata memor ata memor specified d d. [m]	Z √ y is 0 ata memo sult is 0, th ded and a ceed with th 1) Z place resu ata memo ult is stored e following dummy cy	AC √ ry are decr e following dummy cyd he next ins AC AC It in ACC, ry are decr in the acc g instruction cle is repla	C √ emented instruction cle is replastruction struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is re	by 1. If the result is 0, the more aced to get the proper instru (1 cycle).
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description	[m] ← AC	C+[m]+C PDF crement da nts of the single skippe nexecution cles). Other nexecution cles). Other nexecution cles, is discard erwise pro-	OV ata memor specified d d. If the res ata memor ata memor specified d d. [m]	Z √ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ult is stored e following dummy cy the next in	AC √ ry are decr e following dummy cyd he next ins AC AC It in ACC, ry are decr in the acc g instruction cle is repla	C √ emented instruction cle is replastruction struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is re	by 1. If the result is 0, the mon, fetched during the current aced to get the proper instruct (1 cycle).
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s)	[m] ← AC	C+[m]+C PDF crement da nts of the single skippe nexecution cles). Other nexecution cles). Other nexecution cles, is discard erwise pro-	OV ata memor specified d d. If the res n, is discard erwise proc $n] \leftarrow ([m] - 1)$ OV emory and specified d d. The result sult is 0, the ded and a doceed with	Z √ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ult is stored e following dummy cy the next in	AC √ ry are decr e following dummy cyd he next ins AC AC It in ACC, ry are decr in the acc g instruction cle is repla	C √ emented instruction cle is replastruction struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is re	by 1. If the result is 0, the mon, fetched during the current aced to get the proper instruct (1 cycle).
Affected flag(s) <b>SDZ [m]</b> Description Operation Affected flag(s) <b>SDZA [m]</b> Description Operation	[m] ← AC	C+[m]+C PDF crement da nts of the single skippe nexecution cles). Other nexecution cles). Other nexecution cles, is discard erwise pro-	OV ata memor specified d d. If the res n, is discard erwise proc $n] \leftarrow ([m] - 1)$ OV emory and specified d d. The result sult is 0, the ded and a doceed with	Z √ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ult is stored e following dummy cy the next in	AC √ ry are decr e following dummy cyd he next ins AC AC It in ACC, ry are decr in the acc g instruction cle is repla	C √ emented instruction cle is replastruction struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is replay the struction cle is replay the struction struction cle is replay the struction cle is re	by 1. If the result is 0, the mon, fetched during the current aced to get the proper instruct (1 cycle).



SET [m]	Set data r	nemory					
Description	Each bit c	of the spec	ified data	memory is	set to 1.		
Operation	$[m] \gets FF$	Н					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
	—	_	_	_		—	
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data mem	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
SIZ [m]	Skip if inc	rement da	ta memory	y is 0			
Description	The conte	ents of the	specified o	data memo	ory are inc	remented l	by 1. If the result is 0, the fol-
	0			0			ecution, is discarded and a
		cie is repl	-	et the prop	er instruct	ion (2 cyci	les). Otherwise proceed with
Operation			n] ← ([m]+	1)			
Affected flag(s)		ıj. ı) 0, [ii	ıl ( ([iii])	')			
/ liceled lidg(5)	то	PDF	OV	Z	AC	С	
	10		00	2	AC		
				—			
SIZA [m]	Incremen	t data mer	nory and p	lace resul	t in ACC, s	skip if 0	
Description	instructior mains und struction	n is skippe changed. I execution	d and the f the result is discar	result is s is 0, the fo ded and	stored in the stored in the stored in the store of the st	he accumu struction, f cycle is	by 1. If the result is 0, the next ulator. The data memory re- fetched during the current in- replaced to get the proper loction (1 cycle).
Operation	Skip if ([m	n]+1)=0, A	CC ← ([m]	+1)			
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			_	_			
							I
SNZ [m].i	Skip if bit	i of the da	ta memory	/ is not 0			
Description		-		-			n is skipped. If bit i of the data
	-		-			-	current instruction execution, instruction (2 cycles). Other-
			ne next ins	-	-	ine proper	instruction (2 cycles). Other-
Operation	Skip if [m]				.,		
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
							l

HOLTEK	)

SUB A,[m] Description	Subtract data n The specified da result in the acc	ata memory is			contents of	the accumulator, leav	ving the
Operation	ACC ← ACC+						
Affected flag(s)							
0()	TO PE	F OV	Z	AC	С	]	
		- 1	$\checkmark$				
		,	,	,	,		
SUBM A,[m]	Subtract data n	emory from th	ne accumu	lator			
Description	The specified dates the specified dates the specified dates and the specified	-	subtracted	I from the o	contents of	the accumulator, leav	/ing the
Operation	$[m] \leftarrow ACC+[\overline{m}]$	+1					
Affected flag(s)							
	TO PE	F OV	Z	AC	С		
		- 1	$\checkmark$	$\checkmark$	$\checkmark$	-	
				1			
SUB A,x	Subtract immed	liate data from	the accur	nulator			
Description	The immediate tor, leaving the				cted from t	he contents of the acc	umula-
Operation	$ACC \leftarrow ACC + \overline{x}$	+1					
Affected flag(s)							
	TO PE	F OV	Z	AC	С		
		- 1	$\checkmark$	$\checkmark$	$\checkmark$		
SWAP [m]	Swap nibbles w	ithin the data	memory				
Description	-		-	the specif	ied data m	nemory (1 of the data	memo-
	ries) are interch	0					
Operation	[m].3~[m].0 ↔	m].7~[m].4					
Affected flag(s)							
	TO PE	F OV	Z	AC	С		
			_			-	
SWAPA [m]	Swap data mer	nory and place	e result in t	he accum	ulator		
Description		-		-		emory are interchange emory remain uncha	
Operation	ACC.3~ACC.0 ACC.7~ACC.4						
Affected flag(s)							
	TO PE	F OV	Z	AC	С		
				_			
				L		]	




SZ [m]	Skip if data memory is 0						
Description	If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).						
Operation	Skip if [m]=0						
Affected flag(s)							
	TO PDF OV Z AC C						
SZA [m]	Move data memory to ACC, skip if 0						
Description	The contents of the specified data memory are copied to the accumulator. If the content	ıts is					
·	0, the following instruction, fetched during the current instruction execution, is discar	rded					
	and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proc with the next instruction (1 cycle).	ceed					
Operation	Skip if [m]=0						
Affected flag(s)							
	TO PDF OV Z AC C						
SZ [m].i	Skip if bit i of the data memory is 0						
Description	If bit i of the specified data memory is 0, the following instruction, fetched during the cur	rront					
Description	instruction execution, is discarded and a dummy cycle is replaced to get the proper inst tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).						
Operation	Skip if [m].i=0						
Affected flag(s)							
	TO PDF OV Z AC C						
TABRDC [m]	Move the ROM code (locate by TBLP and TBHP) to TBLH and data memory (ROM c TBHP is enabled)	code					
Description	The low hat a f DOM and a damaged by the table a sister (TDI David TDI D						
	The low byte of ROM code addressed by the table pointers (TBLP and TBHP) is move the specified data memory and the high byte transferred to TBLH directly.	ed to					
Operation		ed to					
Operation Affected flag(s)	the specified data memory and the high byte transferred to TBLH directly. $[m] \leftarrow ROM$ code (low byte)	ed to					
	the specified data memory and the high byte transferred to TBLH directly. $[m] \leftarrow ROM$ code (low byte)	ed to					
	the specified data memory and the high byte transferred to TBLH directly. [m] ← ROM code (low byte) TBLH ← ROM code (high byte)	ed to					
	the specified data memory and the high byte transferred to TBLH directly. [m] ← ROM code (low byte) TBLH ← ROM code (high byte)						
Affected flag(s)	the specified data memory and the high byte transferred to TBLH directly. [m] $\leftarrow$ ROM code (low byte) TBLH $\leftarrow$ ROM code (high byte) TO PDF OV Z AC C 	IP is					
Affected flag(s)	the specified data memory and the high byte transferred to TBLH directly. $[m] \leftarrow ROM \text{ code (low byte)}$ $TBLH \leftarrow ROM \text{ code (high byte)}$ $\boxed{TO  PDF  OV  Z  AC  C}$ $\boxed{-  -  -  -  -}$ Move the ROM code (current page) to TBLH and data memory (ROM code TBH disabled) The low byte of ROM code (current page) addressed by the table pointer (TBLP) is more	IP is					
Affected flag(s) TABRDC [m] Description	the specified data memory and the high byte transferred to TBLH directly. $[m] \leftarrow ROM \text{ code (low byte)}$ $TBLH \leftarrow ROM \text{ code (high byte)}$ $TO  PDF  OV  Z  AC  C$ $$	IP is					
Affected flag(s) <b>TABRDC [m]</b> Description Operation	the specified data memory and the high byte transferred to TBLH directly. $[m] \leftarrow ROM \text{ code (low byte)}$ $TBLH \leftarrow ROM \text{ code (high byte)}$ $TO  PDF  OV  Z  AC  C$ $$	IP is					
Affected flag(s) <b>TABRDC [m]</b> Description Operation	the specified data memory and the high byte transferred to TBLH directly. $[m] \leftarrow ROM \text{ code (low byte)}$ $TBLH \leftarrow ROM \text{ code (high byte)}$ $\boxed{TO  PDF  OV  Z  AC  C}$ $\boxed{   }$ Move the ROM code (current page) to TBLH and data memory (ROM code TBH disabled) The low byte of ROM code (current page) addressed by the table pointer (TBLP) is more to the specified data memory and the high byte transferred to TBLH directly. $[m] \leftarrow ROM \text{ code (low byte)}$ $TBLH \leftarrow ROM \text{ code (high byte)}$	IP is					


TABRDL [m]	Move the ROM code (last page) to TBLH and data memory						
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved						
Description	the data memory and the high byte transferred to TBLH directly.						
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)						
Affected flag(s)							
	TO PDF OV Z AC C						
XOR A,[m]	Logical XOR accumulator with data memory						
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Exc sive_OR operation and the result is stored in the accumulator.						
Operation	ACC ← ACC "XOR" [m]						
Affected flag(s)							
	TO PDF OV Z AC C						
XORM A,[m]	Logical XOR data memory with the accumulator						
Description	Data in the indicated data memory and the accumulator perform a bitwise logical Exc sive_OR operation. The result is stored in the data memory. The 0 flag is affected.						
Operation	[m] ← ACC "XOR" [m]						
Affected flag(s)							
	TO PDF OV Z AC C						
XOR A,x	Logical XOR immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op-						
-	-						
Description	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR						
Description Operation	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR or eration. The result is stored in the accumulator. The 0 flag is affected.						
XOR A,x Description Operation Affected flag(s)	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR or eration. The result is stored in the accumulator. The 0 flag is affected.						



### **Package Information**

20-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in mil						
Symbol	Min.	Nom.	Max.				
A	394	—	419				
В	290	_	300				
С	14	_	20				
C'	490	_	510				
D	92	_	104				
E	_	50	_				
F	4	_	_				
G	32		38				
н	4	_	12				
α	0°		10°				



#### 28-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	394	—	419
В	290	_	300
С	14	_	20
C'	697		713
D	92		104
E	_	50	
F	4		_
G	32	_	38
Н	4	_	12
α	0°	—	10°



48-pin SSOP (300mil) Outline Dimensions




Sumbal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
A	395	—	420
В	291	_	299
С	8	_	12
C′	613		637
D	85	—	99
E	_	25	_
F	4	_	10
G	25		35
Н	4		12
α	0°	_	8°



### Product Tape and Reel Specifications

### **Reel Dimensions**



### SOP 20W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

#### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 0.2
T2	Reel Thickness	38.2±0.2

Rev. 1.00



#### **Carrier Tape Dimensions**



#### SOP 20W


Symbol	Description	Dimensions in mm
w	Carrier Tape Width	24.0+0.3 0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
В0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

#### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3







#### SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office) 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9722 Fax: 86-755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031

Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125

#### Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.