

# *OX16PCI958 DATA SHEET* **Octal UART with PCI Interface**

# *FEATURES*

- Efficient 32-bit, 331/3 MHz multi-function, target-only PCI controller, compliant to PCI Local Bus Specification 3.0 & PCI Power Management Specification 1.1
- Eight UARTs fully software compatible with 16C550 type devices
- Compatible with existing 16C550/450 device drivers
- PCI 2.1, 2.2, 2.3 & 3.0 compliant
- Supports both 5.0-V & 3.3-V PCI signalling
- 32-byte deep FIFO per transmitter & receiver
- Baud rates up to 4.125 Mega-baud (using a 16.5 MHz input clock).
- Clock can be provided from crystal oscillator or external clock source
- Automated out-of-band flow control using CTS#/RTS#
- Configuration data is held in a small, low-cost serial MicrowireTM compatible EEPROM
- Driver-facilitated DSR/DTR & Xon/Xoff handshaking
- 5-,6-,7- & 8-bit data framing
- 1, 1.5 or 2 stop bits
- UART enhancements:
	- Clock prescaler allows more baud rate options
	- Readable FIFO levels & tuneable trigger levels improve device driver performance
	- Programmable "synchronization factor" allows baud rates up to fclock/4
	- Extensions to standard register set are implemented in a safe, easy-to-use way
- Low-power design with separate power management control
- Operating temp. range : 0°C-70°C
- 160-pin QFP package
- Operation via IO or memory mapping
- Support for multiple wake-up events

### *DESCRIPTION*

The OX16PCI958 contains eight UARTs (Universal Asynchronous Receiver-Transmitters) and a host interface suitable for direct connection to a PCI bus. Once installed and configured by the host OS, it provides an eight-byte programming interface to each UART. The UARTs are fully software-compatible with 16C550 devices. The device can be configured to fit the requirements of RS232 or RS422 applications.

The UARTs convert between RS232-format serial data on separate transmit and receive lines, and byte-wide I/O writes and reads on the host interface. Malformed incoming serial data is flagged along with the data in the receive FIFO. The state of the UART can be found at any time by reading status registers, and modem control (handshaking output) lines can be individually controlled.

Although polled-mode operation is possible, the UART will usually be operated on a host-interrupt basis. The interrupt system is designed to allow efficient handling of interrupt service requests from the UART, for example by using the prioritised interrupt identification register, readable FIFO levels, and tuneable FIFO trigger levels.

The internal transmitter and receiver logic runs at a programmable synchronisation factor of 4x, 8x, or 16x the serial baud rate. This internal clock is generated by dividing a reference clock by an integer divisor from 1 to (216–1). In this way the UART can accommodate a serial rate of up to 4 125 000 baud (using a 16.5 MHz input clock).

The OX16PCI958 provides a host interface that can be directly connected to a PCI bus. It responds to configuration accesses, and once configured it also responds to I/O and memory accesses for control of the UART. The data for configuration space is read from a small external serial EEPROM at start-up, together with information on how the OX16PCI958 should be set up.

*External—Free Release*  **Oxford Semiconductor Ltd. 25 Milton Park, Abingdon, Oxon, OX14 4SH, UK Tel: +44 (0)1235 824900**

 **Oxford Semiconductor 2005 OX16PCI958 DS-0022—Nov 2005 Part No. OX16PCI958—PQAG**

# *CONTENTS*



# *1. BLOCK DIAGRAM*



Note: The connections between the UART RAM blocks and each of the UARTs are omitted for clarity.

# *2. PIN INFORMATION—160-PIN QFP*

### **2.1. Pinout**



# **2.2. Pin Descriptions**

Table 1 lists the pin allocations, names and describes them.



#### **Table 1 Pin Descriptions**

The VDDP pins provide power to the PCI I/O buffers, and must be connected to the +V<sub>I/O</sub> pins **on the PCI connector.** 

Table 2 &

Table 3 list pin allocations for the local I/O banks.



# **Table 2 Local I/O Bank 0—3 Pin Allocations**



# **Table 3 Local I/O Bank 4—7 Pin Allocations**

# *3. PCI INTERFACE*

The PCI interface conforms to revisions 2.1, 2.2, 2.3 and 3.0 of the PCI Specification, and version 1.1 of the PCI Power Management Specification.

Six base address registers are implemented in the OXPCI958:

- BAR0-128-byte memory-mapped region
- BAR1—128-byte I/O-mapped region
- BAR2—64-byte I/O-mapped region
- BAR3—16-byte I/O-mapped region
- BAR4—64-byte memory-mapped region
- BAR5—16-byte memory-mapped region

All memory regions are in 32-bit address space, and are marked as non-prefetchable.

### **3.1. Internal Address Map**

The internal address map is referenced by the EEPROM to configure the UARTs. Table 4 shows how PCI accesses are mapped to internal addresses:



#### **Table 4 PCI Address Mapping**

Notes:

- Addresses in the range 40h-7Fh are aliased with a period of 32, i.e., address bit 5 is not decoded in this range
- Addresses in the range C0h-FFh are aliased with a period of 16, i.e., address bits 5:4 are not decoded in this range. For example, if BAR4 is configured as C8000400h, a memory access at C8000413h, which is BAR4+13h, would access internal address 80h+13h = 93h
- The serial EEPROM reader can access any internal address

Table 5 lists the PCI register offsets.





Notes:

- Writes to undefined internal addresses are ignored, and reads from undefined internal addresses return zero
- For shared address ranges, the SISR takes priority over the UARTs

# **3.2. Configuration & Control Registers**

Table 6 summarizes the configuration and control registers for quick reference.



### **Table 6 Configuration & Control Register Summary**

### *EEPROM-Control Register*

The OX16PCI958 automatically takes control of the EECS, EECK and EEDIO pins after a deassertion of the host bus RESET signal, in order to read in configuration data. Afterwards, the signals may be controlled though accesses to this register.



This register is set to 00h on a PCI reset.

### *Power-Management Control Register*

Each two-bit group represents a powermanagement level range, as shown in Table 7, defining whether an element is disabled, which is shown in Table 8.

#### **Table 7 Power Management Group**



#### **Table 8 Element Disabling**



This register is set to 00h on a PCI reset.

#### *UART Interrupt State*

Each bit in this read-only register reports the interrupt status of the corresponding internal UART.

### *UART Enable*

Each bit in this register enables the corresponding internal UART to be accessed on the internal bus, by either the PCI interface or the EEPROM reader.

#### *SISR Enable*

Bit 7 must be set to enable access to the shared interrupt status register (SISR).

This register is set to 80h on a PCI reset.

### *UART Configuration*

Bit 5 must be set to binary 1 to ensure correct operation of the UART

### *Global UART Clock Pre-Divider*

This register sets a pre-division value for all the internal UARTs.

Bit 5—One of the clock pre-division factors, see Table 9

Bit 2—One of the clock pre-division factors, see Table 9

After a reset, this register is set to F6h, giving a divide-by-8 clock setting for all UARTs. For the standard 14.7456 MHz external crystal, this gives a 1.8432 MHz effective clock to the UARTs.

For backwards compatibility, write only one of the four values in Table 9 to bits 5 and 2:

#### **Table 9 Clock Pre-Division Values**



The above register settings are recommended for backwards compatibility, but Table 10 shows how the actual control logic operates.

#### **Table 10 Clock Division Logic**



# **3.3. PCI Configuration Space Registers**

The PCI interface presents a type 0 configuration register set in configuration space, with the standard extension for power management. Table 11 summarizes the PCI configuration space registers.



#### **Table 11 PCI Configuration Space Registers**

### *Device ID Register*

This register is read-only via configuration accesses, and returns the current value of the DID register (see section 3.4 for details of this and other PCI set-up registers).

### *Vendor ID Register*

This register is read-only via configuration accesses, and returns the current value of the VID register.

#### *Status Register*

This register records information on the PCI interface state, as described in the PCI specification.

Write 1 to bits 11, 14 and 15 to clear them, all others are read-only.



#### *Command Register*

This register enables certain features of the PCI interface.



#### *Class-Code Register*

This register is read-only via configuration accesses, and returns the current value of the PCC register.

### *Revision ID Register*

This register is read-only via configuration accesses, and returns the current value of the REV register.

### *BIST Register*

This byte always returns 00h, and writes to the byte are ignored, as there is no BIST function.

#### *Header Type*

This byte always returns 00h, indicating a type 0 header and a single-function device. Writes to the byte are ignored.

#### *Latency Timer*

Read-only register always returns 00h. (Not relevant for target-only PCI devices).

#### *Cache Line Size*

This register is read-only and always returns 00h. (The device does not support cache line wrap mode)

### *Base Address Register 0*

This register sets the PCI base address in memory space for access to local configuration registers. The register has bits 31-7 writable, and the remainder of the bits are always 0. This forms a request for 128 bytes of memory space with a 32-bit address, marked as non-prefetchable. Accesses made to the memory range defined by this BAR map to internal configuration registers at internal addresses 00h-07h.

### *Base Address Register 1*

This register sets the PCI base address in I/O space for access to local configuration registers. The register has bits 31:7 writable; the remainder are always 01h. This forms a request for 128 bytes of I/O space. Accesses made to the I/O range defined by this BAR map to internal configuration registers at internal addresses 00h-07h.

### *Base Address Register 2*

This base address register is for a mapping of 64 bytes in I/O space. Accesses made to the I/O range defined by this BAR map to internal UARTs at internal addresses 80h-BFh.

### *Base Address Register 3*

This base address register is for a mapping of 16 bytes in I/O space. Accesses made to the I/O range defined by this BAR map to unused internal addresses C0h-CFh.

#### *Base Address Register 4*

This base address register is for a mapping of 64 bytes in 32-bit memory space (nonprefetchable memory). Accesses made to the memory range defined by this BAR map to internal UARTs at internal addresses 80h-BFh.

#### *Base Address Register 5*

This base address register is for a mapping of 16 bytes in 32-bit memory space (nonprefetchable memory). Accesses made to the memory range defined by this BAR map to internal addresses C0h-CFh.

#### *Cardbus CIS Pointer*

Hard-wired to zero, as this device is not for use in CardBus applications.

#### *Subsystem Device ID Register*

This register is read-only via configuration accesses, and returns the current value of the SDID register.

#### *Subsystem Vendor ID register*

This register is read-only via configuration accesses, and returns the current value of the SVID register.

#### *Expansion ROM Base Address Register*

Hard-wired to zero.

#### *Capabilities Pointer*

This register is read-only and always returns 40h, as this is where the power management registers are located.

#### *Max\_lat Register*

Read-only register which always returns 00h. (Not relevant for target-only PCI devices)

### *Min\_gnt Register*

Read-only register which always returns 00h. (Not relevant for target-only PCI devices)

# *Interrupt Pin Register*

This register is read-only via configuration accesses, but may be set to either 00h or 01h using local-register access via BAR0, BAR1 or EEPROM configuration. It is set to 01h following a PCI reset.

#### *Interrupt Line Register*

This register is read-write accessible via configuration accesses. It is set to 00h following a PCI reset.

#### *Power-Management Registers*

The Power Management Capabilities register is read-only via configuration accesses. It provides the host system with information on the power-management capabilities of the PCI device and returns the current value of the PMC register. It is set to a generic-configured value following a PCI reset.

This register is mostly just for the passing of power management information to the host system, but two of the fields also have an affect on the operation of the block:



The Power Management Control/Status register (PMCSR) has a mixture of read-only, read/write and read/clear-on-write bits.



The Power Management Bridge Support Extensions register at offset 46h is read-only, and always returns the value 00h.

The Power Management Data register at offset 47h is read-only, and returns a value which depends on which data value has been selected using PMCSR [12:9].

# **3.4. PCI Set-up Registers**

Table 12 lists the PCI set up registers.



#### **Table 12 Address Map**

\* Ensure these registers are written by the configuration EEPROM.

Most of these registers simply hold values which are presented in read-only registers in PCI configuration space (see section 3.3).

PMDS(3:0) and PMDS(7:4) contain eight 2-bits, packed as shown below, returned as a value for bits 14:13 in PMCSR when PMCSR [12:9] = n where n references PMDSn (see section 3.3).

# *4. UART FUNCTION*

Each UART in the OX16PCI958 is identical. The depth of the FIFOs is 32 bytes.

Each UART converts between RS232-format serial data on separate transmit and receive lines, and byte-wide I/O writes and reads on the host interface. Malformed incoming serial data is flagged along with the data in the receive FIFO. The state of the UART can be found at any time by reading status registers, and modem control (handshaking output) lines can be individually controlled.

Although polled-mode operation is possible, the UARTs will usually be operated on a hostinterrupt basis. The interrupt system is designed to allow efficient handling of interrupt service requests from the UART, for example by using the prioritised interrupt identification register, readable FIFO levels, and tuneable FIFO trigger levels.

The internal transmitter and receiver logic runs at a programmable synchronisation factor of 4x, 8x, or 16x the serial baud rate. This internal clock is generated by dividing a reference clock by an integer divisor from 1 to  $(2^{16} - 1)$  and a fractional divisor from 8/8 to 255/8.

# **4.1. Programming**

To prepare the UART for communication, it is necessary to first configure the serial channel using the control registers LCR, SFR, DLL and DLM. These set the number of data and stop bits, the parity setting and the baud rate. These registers can be changed at any time, but if data is being received or transmitted then corruption of the serial data is likely to occur.

It is also a good idea to enable FIFOs using FCR and UCR, to decrease the number of data-transfer services the UART will require. The trigger levels can also be set at this stage using RFTR, RITR and TITR, although the TL16C550-compatible method using FCR7:6 will still work. If appropriate, auto-flow control may be enabled by writing the MCR, and the same register sets the initial state of the output handshaking lines.

Once the serial channel is configured, interrupts can be enabled by writing IER and setting MCR3.

The interrupt handler can read the IIR to determine what type of event needs servicing: the interrupt types are prioritised so that if A "transmitter FIFO empty" interrupt is cleared as soon as the IIR is read, so if there is no data waiting to be transmitted then no further action is needed. To restart the flow of transmitted data, the usual practice is for the user-mode part of the device driver to add the data to the software transmit queue and then kick-start transmission by re-writing to the IER with its current value (with bit 0 set). This will re-enable the "transmitter FIFO empty" interrupt and the interrupt handler will handle the transfer of transmit data to the UART, pushing another block every time the FIFO becomes empty.

### **4.2. Accessible Registers**

The internal registers of the UART are listed in Table 13, organized by function with both full name and mnemonic.

#### **Table 13 Accessible UART Registers**











Individual bits within the registers are referred to by the register mnemonic with the bit number appended. For example, LCR7 refers to bit 7 of the line control register.

The register accessed when an I/O read or write is performed depends on the bits 2:0 of the internal address, the divisor latch access bit (DLAB, which is LCR7), and the Indexed Register Select register (IRSR). Registers with A2:0 from 0 to 7 are accessed through BAR2 or BAR4, and those with A2:0 from 8 to 9 are accessed through BAR3 or BAR5. See section 3.1 for details.

The transmitter holding register and receiver buffer register are used to transfer data for transmission and received data respectively. These are eight-bit registers, but the serial data may be 5, 6, 7 or 8 bits long: data is rightjustified and padded with zeroes on the left. The UART always receives and transmits bit 0 first. The THR and RBR can be accessed at the same time as serial data transmission and reception are taking place, because the serializer and deserializer are separate from the data buffers/FIFOs.

Table 14 shows how to select the required UART register.



### **Table 14 Register Selection**

 $X =$  irrelevant,  $0 =$  low level,  $1 =$  high level

The system programmer, using the host, can access any of the UART registers, as summarized in Table 15.



### **Table 15 UART Register Summary**



† In this column, 'A' refers to the decimal value of the internal address bus. ‡ These bits are always 0 when FIFOs are disabled.

### *Master Reset*

The UARTs are reset when PCI RESET# is asserted. Table 16 and Table 17 summarize the effect of reset on the UART circuits.

#### **Table 16 Effect of RESET on UART Signals**



#### **Table 17 Effect of RESET on UART Registers**



#### **Table 18 Effect of RESET on UART Interrupts**



### **Table 19 Effect of RESET on UART FIFOs**



### **Serial Data Format**

A 0 in RBR or THR corresponds to a logic low on SIN or SOUT, and a 1 in RBR or THR corresponds to a logic high on SIN or SOUT.

Bit 0 is always the least significant bit (LSB) and is the first bit to be serially transmitted or received.

A start bit or line break state corresponds to a logic low on SIN or SOUT, and a stop bit or inter-byte marking state corresponds to a logic high on SIN or SOUT.

### **4.3. Transmitter/Receiver Section**

The status of the receiver is given by the Line Status Register (LSR).

The control of the receiver section and format of the data characters such as number of data bits, parity, etc is controlled by the Line Control Register (LCR). Note if parity is used (LCR3) then the polarity of parity LCR4 is required.

As serial asynchronous data is fed into the receiver serial data input terminal SIN, the UART continually looks for a high-to-low transition. Upon detection of the transition, an internal counter is reset and counts the SF× clock input to SF/2, which is the centre of the start bit. (SF is the Synchronisation Factor)

The receiver is prevented from assembling a false data character caused by noise on the SIN input, by verification of the start bits. Note: The start bit is valid only if SIN is still low.

The UART receiver section contains a Receiver Buffer Register (RBR) which is a FIFO and a Receiver Deserializer Register (RDR). Data fed into the receiver serial data input terminal SIN is deserialized by the RDR and is fed into RBR.

The control of the receiver section and format of the data characters such as number of data bits, parity, etc is controlled by LCR. Note if parity is used (LCR3) then the polarity of parity LCR4 is required.

The receiver timing is supplied by the baud clock generator.

In FIFO modes, FCR is used to enable and reset the receiver FIFO and also can be used to set data trigger levels for when interrupts are generated.

In non FIFO mode (16C450 style), when the received data available interrupt is enabled, an interrupt is generated when a character is placed in the receiver buffer register. When RBR is read, the interrupt is cleared.

### *Transmitter Holding Register & Multiplexer Register (THR & TMR)*

The UART transmitter section contains a Transmitter Holding Register (THR), which is a FIFO, and a transmitter multiplexer register (TMR). THR receives data off the internal data bus and moves it into the TMR, while the transmitter is idle, which serializes the data and outputs it to the transmitter data serial output terminal SOUT.

The transmitter timing is supplied by the baud clock generator.

In FIFO modes, FCR is used to enable and reset the transmitter FIFOs and can be used to set data trigger levels for when interrupts are generated. For more details see Section 4.2.

In non FIFO mode (16C450), when the transmitter holding register empty interrupt is enabled, an interrupt is generated when THR is empty. When a character is loaded into the register, the interrupt is cleared.

### *Line Control Register (LCR)*

LCR controls the format of the data character and is applicable to both transmitter and receiver. The LCR is read-writable. Its contents are described below.





#### **Table 20 Parity Selection**



#### **Table 21 Word Length Selection**



#### **Table 22 Stop Bit Length Selection**



Use the following steps to create a line break:

Note: no invalid characters are transmitted because of the break.

- 1. When THRE empty status occurs, load a zero byte
- 2. After the next THRE, set the break
- 3. When TEMT is set to high, wait for the transmitter to be idle
- 4. Clear the break when the transmission has to be re-established.

#### *Line Status Register (LSR)*

Read-only register that indicates the status of serial data reception.



Note: Writes to LSR are ignored, but it is recommended to avoid them because there may be unpredictable results on other UARTs.

IER controls independent enable/disable for UART interrupt sources. A disabled source does not cause assertion of IREQ# and its code does not appear on the IIR.



### *Interrupt Identification Register (IIR)*

IIR indicates the interrupt status of the UART and information about the FIFO status.

To ensure that the most time-critical interrupt sources are serviced first, IIR returns a code indicating the highest-priority interrupt sources that is currently active. The interrupt sources are prioritized as follows:

- (Highest priority) Receiver line status
- Receiver character time out
- Receiver data ready
- Transmitter holding register empty
- (Lowest priority) Modem status

The contents of the IIR are indicated in the table below.





#### **Table 23 Interrupt ID Codes in IIR3:0**

### *FIFO Control Register (FCR)*

Write only register at the same location as IIR. It enables and clears the FIFOs, and sets the trigger level of the receiver FIFO.



#### **Table 24 Receiver FIFO Trigger Level**



## **4.4. FIFO Interrupt Mode Operation**

When the receiver FIFO and receiver interrupts are enabled (FCR0=1, IER0=1, IER2=1), a receiver interrupt occurs as follows:

- 1. When the FIFO has reached its programmed trigger level, the received data available interrupt is issued to the host. This is cleared when the FIFO drops below its programmed trigger level.
- 2. In addition to when the FIFO trigger level is reached, and as the interrupt, is cleared when the FIFO drops below the trigger level, the IIR receive data available indication also occurs.
- 3. The receiver line status interrupt (IIR = 06) holds a much higher priority than the received data available (IIR =  $04$ ) interrupt.
- 4. When a character is transferred from the deserializer to the receiver FIFO, the data ready bit (LSR0) is set. When the FIFO is empty, it is cleared.

When the receiver FIFO and receiver interrupts are enabled:

- 1. FIFO time-out interrupt occurs when the following conditions exist:
	- a. A minimum of one character is still present in the FIFO.
	- b. More than four continuous character times have passed (if two stop bits are programmed, the second one is included in this time delay) before a new serial character is received.
	- c. More than four continuous character times have passed since the reading of the FIFO was carried out by the host. This causes a maximum character received to interrupt an issued delay of 160 ms at 300 baud with a 12-bit character.
- 2. The FIFO interrupt is cleared when a time-out interrupt occurs. When the host reads one character from the receiver FIFO, this causes the timer to reset. The non-occurrence of a time-out interrupt, causes the time-out timer to reset after a new character is received, or after the host reads the receiver FIFO.

When the transmitter FIFO and THRE interrupt are enabled (FCR0 = 1, IER1 = 1), transmit interrupts occur as follows:

- 3. When the transmit FIFO is empty, it causes the transmitter holding register interrupt  $[IIR3:0 = 2]$  to occur. When either the THR is written to, or the IIR is read, this event causes the interrupt to be cleared  $[IIR3:0 = 1]$ .
- 4. A minimum of two bytes in the transmit FIFO are required, at the same instance since the last time that  $THRE = 1$ , or this causes the transmit FIFO empty indicator  $(LSR5 (THRE) = 1)$  to be delayed one character time minus the last stop bit time. The first transmitter interrupt is instantaneous after changing FCR0 when it is enabled.

The behavior of the THRE interrupt is summarized in Table 25 terms of what events cause it to become set and cleared.

### **Table 25 THRE Interrupt Behavior**



## **4.5. FIFO Polled Mode Operation**

If any, or all of the Interrupt enable masks are cleared (IER0, IER1, IER2, IER3, or all four = 0) data and error conditions are still available from the UART by using a polling method.

The user application or driver can check transmitter, and/or receiver FIFO status by querying the Line Status Register (LSR).

In Polled mode, the FIFOs continue to store data in the expected fashion with the exception that trigger level or time-out flags are not generated.

### *Receive FIFO Level Register (RFLR)*

This read-only register allows a much faster emptying of the receiver FIFO, by eliminating the need to perform an LSR read before each read of the RBR. If RFLR7 is clear, then the device driver can immediately perform N reads of the RBR, where N is the value given by RFLR6:0.



### *Transmit FIFO Level Register (TFLR)*

This read-only register returns a value between 0 and 32, relating to the number of available spaces in the transmit FIFO.

### *Receive FIFO Flow-Control Trigger Register (RFTR)*

This register allows an arbitrary trigger level to be set for auto-RTS flow control (see section 4.7). If the value in this register is non-zero, it is used instead of the trigger level set by FCR7:6. Valid values are 0 to 31.

### *Receive FIFO Interrupt Trigger Register (RITR)*

This register allows an arbitrary trigger level to be set for the received data available. If the value in this register is non-zero, it is used instead of the trigger level set by FCR7:6. Valid values are 0 to 31.

### *Transmit FIFO Interrupt Trigger Register (TITR)*

This register allows an arbitrary trigger level to be set for the THRE interrupt. Valid values are 0 to 31. If the value in this register is non-zero, then when the number of bytes in the transmit FIFO drops from TITR+1 to TITR the THRE interrupt state will be set. The THRE interrupt is still also generated when the transmit FIFO becomes empty, allowing for the case where less than TITR characters have been written to the transmit FIFO.

### *Modem Control Register (MCR)*

The MCR controls the interface with the modem or data set as described in Figure 20. MCR can be written and read. The RTS# and DTR# outputs are directly controlled by their control bits in this register (unless the UART is in loopback mode). A high input asserts a low signal (active) at the output terminals. The MCR bits are shown below:





Note: MCR7:6 are permanently cleared.

### **4.6. Loopback Mode**

The UART enters loopback mode when MCR4 is set, which is useful for testing. Serial data and modem control outputs SOUT, DTR#, RTS#, OUT1#, and OUT2# are forced into an inactive (high) state so that attached devices are not affected. The signals which normally feed these pins are fed into the serial data and modem control inputs (SIN, CTS#, DSR#, DCD#, and RI#), which are disconnected from their input pins.

In this mode, data transmitted is immediately received, allowing the host to test the UART transmit and receive data paths. Interrupt control continues to operate based on the state of the looped-back signals rather than the actual SOUT, DTR#, RTS#, OUT1#, and OUT2# input pins.





#### *Modem Status Register (MSR)*

MSR allows the state of the modem status lines CTS#, DSR#, RI#, and DCD# to be read by the host. Bits 7-4 of this read-only register reflect the assertion state of the corresponding input pins and bits 3:0 indicate whether changes have occurred on these inputs since MSR was last read.

When the UART is operating under interrupts, the host can be notified of changes in the modem status lines by enabling modem status interrupts (set IER3), in which case a priority-5 interrupt is generated when any of MSR3:0 become set. The interrupt is generated whether the setting of MSR3:0 is caused by changes on the modem status lines or by changes of MCR3:0 in loopback mode.



### **4.7. Auto Flow Control**

Auto flow control consists of two functional parts: auto-CTS and auto-RTS. These features allow the flow of serial data to be throttled, preventing data loss due to receive buffer overruns, without relying on fast interrupt service. RTS# and CTS# are often used for flow control, but if the host has to perform that function then delays in servicing interrupts can mean that the flow control is not quick enough, and data can be lost. When a pair of UARTs are connected that both have auto flow control enabled, then loss-free data transfer is possible whatever the interrupt latencies of the host systems.

The RTS# output of the receiving UART must be connected to the CTS# input of the transmitting UART, as shown below. Usually a full-duplex link will be used and so the diagram below will be only half the system, with both UARTs having a transmitting and a receiving side and being connected symmetrically.



#### **Figure 1 Auto Flow Control (Auto-RTS & Auto-CTS) Example**

Auto-RTS attempts to control the flow of serial data in to the UART. When enabled, it automatically signals to a connected device that it should stop transmitting, because there is a risk of the receive FIFO overrunning. This is done by making the state of the RTS# output dependent on the level of the receive FIFO: RTS# is asserted when the receive FIFO is below a certain trigger level, and deasserted when the receive FIFO is at or above that trigger level. The OX16PCI958 UARTs support the setting of the trigger level to four predefined levels using FCR7:6 and also allow a precise value to be set using RFTR.

### **4.7.2. Auto-CTS**

Auto-CTS controls the flow of serial data from the UART. When enabled, the transmitter will not start transmitting a new data byte unless the CTS# input is asserted. If data transmission is stopped in this way, it restarts as soon as CTS# is asserted. The UART never sends partial data bytes.

### **4.7.3. Enabling Auto-RTS & Auto-CTS**

It is possible to have neither auto-RTS nor auto-CTS enabled (with manual control of RTS#), or both enabled, or auto-CTS enabled with RTS# held deasserted. Auto-RTS and auto-CTS are activated by setting bits MCR5 and MCR1, but auto flow control is also affected by MCR1, MCR4, and UCR0.

### *Clock Prescaler Register (CPR)*

This register allows more fine-grained control over the baud rate than is possible using the divisor alone. Before being divided by the divisor value stored in DLL and DLM, the clock is prescaled, being divided by (CPR/8). Valid values of the CPR are 8 to 255 inclusive. The reset value of the CPR is 8, i.e. the prescaler has no effect. This register is automatically set to 8, 16 32 or 64 when the PCR is written.

### *Synchronization Factor Register (SFR)*

The UART uses an internal clock that is faster (by a fixed integer factor) than the baud rate selected. The factor by which it is faster is called the synchronisation factor (SF). Received data is clocked into the UART every SF clock cycles, and the position of these enabled cycles is selected so as to clock in data from as close to the middle of each serial bit as possible. A higher value of SF gives a sampling time which is closer to the centre of the bits, and hence gives greater tolerance of line noise, but also gives higher power consumption and a lower maximum baud rate.

This register allows the programmer to select the synchronisation factor used. Allowed values for writing to this register are 04h, 08h, and 10h.

### *Programmable Baud Rate Generator*

The internal clock used by the UART transmit and receive units is generated by taking the clock input fed into XTALI and dividing it first by the global clock divider, then by a prescaling factor, and then by a 16-bit integer value (the "divisor"). The baud rate calculation is:

*baud rate = XTALI input freq* ÷ *(global predivider* x *(CPR/8) x divisor x SF)* 

The divisor is stored in two 8-bit divisor latches. Setting the divisor latches is a necessary step in the initialization of the UART before data can be transmitted or received.

Loading a divisor of zero (all bits cleared in DLL and DLM) stops the clocking of the receiver and transmitter, i.e. it gives a baud rate of zero. No serial data is transmitted or received, no data enters the receive FIFO or leaves the transmit FIFO. The level on SOUT can still be changed by writing LCR6, and all other UART functions continue to operate.

### *Port Control Register (PCR)*

Bit 3 allows the CTS input of the UART to be held in a 'true' state, regardless of the state of the CTS# input pin: see Table 26.

### **Table 26 Hold CTS Values**



### **4.8. Chip Type Identification**

To determine whether a UART is a OX16PCI958 UART, and to clear the extended registers safety catch:

- Ensure that bit 4 of IER is cleared
- Write 80h to LCR
- Write 00h to DLM
- Set X=23h
- Repeat the following 42 times:
	- Write the value X to DLM
	- Set  $X=X \times 2$
	- Set bit 0 of X to the exclusive-or of bit 7 and bit 6 of X
- If IER4 is set, the chip is an OX16PCI958 or a future device with the same extendedregister system. Write 2 to IRSR and read CIDR to identify the device type. If IER4 is clear, the chip is not a known device.

Do not make any other read or write access to the UART while writing the sequence of values to the DLM. The sequence should be: 00h, 23h, 47h, 8Fh, 1Eh, 3Ch, 79h, F2h, E4h, C8h, 91h, 22h, 45h, 8Bh, 16h, 2Ch, 59h, B3h, 67h, CEh, 9Dh, 3Ah, 75h, EAh, D4h, A9h, 53h, A7h, 4Fh, 9Fh, 3Eh, 7Dh, FAh, F4h, E8h, D0h, A1h, 43h, 87h, 0Eh, 1Ch, 38h, 71h.

### *Extended Registers Safety Catch*

Some host systems may violate the TL16Cx50 specifications and write to the MSR, which sets IRSR in the OX16PCI958 UART and could lead to failure due to an apparently failed scratch register or corruption of the extended registers. To prevent this problem, the IRSR is protected by a safety catch. After any reset of the UART a safety-catch is engaged which causes writes to the MSR/IRSR address to be ignored.

To clear the safety catch and enable access to the extended register set, an OX16PCI958 aware device driver may perform the chip type identification sequence to enable writes to the IRSR until the next UART reset. Alternatively, the safety catch can be written and read directly at bit 7 of the SCC register.

## *Chip ID Register (CIDR)*

Read-only register which provides an identification code so software can distinguish between versions of the OX16PCI958, or future components with a similar interface. Codes are given in Table 27

**Table 27 Chip Identification Code Values** 

Value	<b>Description</b>
00-0Fh	Reseved
10h	UART conforming to this specification
11-1Fh	Reserved for devices with register sets compatible with the OX16PCI958. Device drivers may assume the device conforms with this specification, though additional features may also be present.
ıthers	Reserved

### *UART Configuration Register (UCR)*

Read-write register with reset value taken from the configuration EEPROM.



#### **Table 28 Operation when UCR0 is Cleared**



#### **Table 29 Operation when UCR0 is Set**



### *Scratchpad Register (SCR)*

The 8-bit read/write scratch register has no affect on either channel in the UART. It is intended to be used by the programmer to hold data temporarily.

### *Inverted Scratchpad Register (ISCR)*

Writes to this register set the scratchpad register. Reads return the current scratch register value with all bits inverted.

### *Wake Event Enable Register (WER)*

This register controls the serial port events that can trigger a wake event, e.g. on the PCI bus. One wake event source requires the UART's clock to be running, but five are entirely asynchronous and require no clock.



The wake event from the UART is a rising edge on the wake output: it is the job of external circuitry to latch this signal if needed.

### **4.9. SISR Function**

A "Shared Interrupt Status Register" (SISR) function can be enabled. The purpose of this function is to help device drivers arbitrate between the multiple UARTs that may be requesting an interrupt service. The function consists of a single 8-bit read-only register. The binary value of this value will either be FFh, indicating that there is no UART requesting an interrupt service, or a value from 0 to 7 inclusive indicating the number of the UART that the device driver should service next. This value is determined using a round-robin algorithm.

There is no requirement to use the SISR function, UARTs may be serviced in any order the SISR is only included as an aid to fair servicing of the ports.

# *5. EEPROM*

### **5.1. The EEPROM Reader**

After the host bus RESET signal has been asserted and then released, the OX16PCI958 reads the attached Microwire-type serial EEPROM to obtain configuration information. The EEPROM must be in 16-bit mode, and connected for 3-wire operation, as shown in Figure 2.



### **Figure 2 Example Circuit for EEPROM Connection**

The EEPROM must be set up to provide 16-bit data, e.g. by tying the ORG pin high on an AT96C46.

Any serial EEPROM with a 16-bit data and Microwire-compatible read instruction, where the number of address bits is either 6 or 8, should be suitable for use with the OX16PCI958. The EEPROM does not have to have a sequential read feature. This means that most 93C46, 93C56 and 93C66 parts should be suitable.

#### **Figure 3 EEPROM Read Waveform**



The interface timings are designed to be suitable for EEPROMs with maximum clock frequencies down to 250 kHz. The EEPROM reader unit sets up EECS and EEDIO 70 PCI clock cycles before generating a rising edge on EECK, and it samples EEDIO 70 PCI clock cycles after the EECK rising edge. The EECK clock cycle lasts for 140 PCI clock cycles, giving an EEPROM clock rate of 238 kHz when the PCI clock is running at  $33^1/3$  MHz.



### **Figure 4 EEPROM Signal Timings During Initialization**

These values are calculated using the worst-case PCI clock period of 30 ns. 70 x T<sub>PCI</sub> is 2.10 µs for a  $33^1$ /<sub>3</sub> MHz clock.

# **5.2. EEPROM Data Format**

The contents of the EEPROM are used to generate a series of internal register writes in the OX16PCI958 – the data specifies a sequence of addresses to be written to and the byte to be written. Table 30 shows how the data in the EEPROM is organized.

#### **Table 30 EEPROM Data Organization**



After reset, the block reads the first word in the EEPROM. This word must contain the binary pattern 00010000 in its top 8 bits. The block uses this fact to work out the number of address bits required by the EEPROM in the following reads, thus allowing a wide range of EEPROM devices to be used.

Now that the number of EEPROM address bits is known, the block knows where the data begins within the serial stream, and it reads the first EEPROM word again. It latches the bottom 8 bits of this word internally, and this value is used as the end-address of the data in the EEPROM.

In the next phase, the block reads word 1 through to *end-address* in sequence, stopping after it has read the end-address word. It considers the top 8 bits of each word as an internal address and the bottom 8 bits as data. The block performs a write on its internal bus interface, using the address and data from the EEPROM word.

## **5.3. Example EEPROM Data**

This section explains how to determine what EEPROM data must be written to the device and gives a worked example.

To decide on the EEPROM data, first list the sequence of values that need to be written to registers and then work out the internal address for each register. Using the information in Table 30, EEPROM information is as follows:

- The first word (address 00h) in the EEPROM must have an upper byte of 10h, and a lower byte containing the value *number of register writes*.
- Following words must have an upper byte of *internal address* and a lower byte of *data to write*. For example, to configure a product with eight serial ports, the following configuration is required:
	- Set the PCI Vendor IDs to 1415h, and the Device IDs to 9538h
	- Enable UARTs 0 to 7
	- Set the clock prescaler for UART 0 to 1Ch to divide clock by 3.5 (this is just to demonstrate a complex EEPROM sequence)
	- Set the PCI ID codes by writing registers in the internal address range 00h-19h (see Table 12) on page 15).
	- Set the UART enable and bank switching registers at internal addresses 40h, 41h and 4Ch, as described in section 3.2.

Setting the clock prescaler requires a sequence of writes, because the CPR is an indexed register. This type of setting is usually done by the device driver controlling the card, but the operation is included here as an example of how to do such a configuration, perhaps for use with an old device driver. In this worst-case example, it takes seven EEPROM words to change one UART register, but to add more register changes would not need so much EEPROM space.

Before accessing an indexed register, the indexed register safety catch must be switched off, using the following sequence:

- 1. Switch off the safety catch for UART 0
- 2. Set IRSR for UART 0 to 16 (the index of the CPR)
- 3. Write the CPR value
- 4. Set IRSR for UART 0 back to 0, so that the scratch register is seen at offset 7 by default, for backwards compatibility
- 5. Switch the safety catch for UART 0 back on

Table 31 shows how the example information above translates to EEPROM data.



### **Table 31 Example EEPROM Data**

# *6. CLOCK/OSCILLATOR PINS*

The OX16PCI958 provides a clock input and a logically inverted output suitable for driving a crystal oscillator as shown below:



### **Figure 5 OX16PCI958 Clock Provisions**

Alternatively, the XTALI pin may be driven from an external clock signal, and the XTALO pin used as an optional clock output.



### **Figure 6 OX16PCI958 Using External Clock Input**

# *7. OPERATING CONDITIONS*

### **Table 32 Absolute Maximum Ratings**



# **7.1. Recommended Operating Conditions**



# **7.2. DC Characteristics**

### **Table 33 CMOS Type Input, Supply at +5V ± 10%**



### **Table 34 TTL Type Input, Supply at +5V ± 10%**



### **Table 35 CMOS or TTL Type Output, Supply at +5V ± 10%**



# *8. I/O ELECTRICAL & TIMING SPECIFICATIONS*

The host interface timings comply with all requirements of PCI specifications.

In

Table 36, the columns have the following meanings:



Power/power voltage— power or I/O pin is connected to the 3.3/5V I/O group used for the PCI interface, or the 5V group used for the other I/Os



### **Table 36 Pin Electrical & Timing Characteristics**



*DS-0022 Nov 05 External—Free Release Page 40* 



*DS-0022 Nov 05 External—Free Release Page 41* 



Note:

Although the PME# pin is an open-collector output, it is not suitable for direct connection to the PCI bus. The PME# pin must be isolated from the host system when the OX16PCI958 power source is absent, so that it does not cause unwanted wake events. See section 7 of the PCI Bus Power Management Interface Specification, revision 1.1, for guidance on implementing the isolation.

# *9. PACKAGE INFORMATION*

The package is a standard 160-pin QFP package (JEDEC ref MS-022) with 0.65 mm lead pitch and a 4.1 mm max height from PCB, as shown in Figure 7.



**Figure 7 OX16PCI958 Package** 





Plastic body dimensions do not include flash or protrusion, max allowable 0.25 mm per side.

# *10.GLOSSARY*

BSC Basic spacing between centres

QFP Quad Flat Pack

RFU Reserved for future use: register bits described as RFU should be cleared during writes, and ignored during reads. They will be clear when read, but for future compatibility this should not be assumed.

RO Read-only

# *11.ORDERING INFORMATION*

### **OX16PCI958-PQAG**



- Package Type - 160 QFP

# *12. CONTACT DETAILS*

### **Oxford Semiconductor Ltd.**

25 Milton Park Abingdon **Oxfordshire** OX14 4SH United Kingdom

*Telephone:* +44 (0)1235 824900 *Fax:* +44 (0)1235 821141 *Sales e-mail:* sales@oxsemi.com *Web site:* http://www.oxsemi.com

*Tech support e-mail:* support@oxsemi.com