

1 kV, Dual Channel Digital Isolators

Data Sheet

ADuM7240/ADuM7241

FEATURES

Narrow-body, RoHS-compliant, 8-lead SOIC Safety and regulatory approvals

UL recognition (pending)

UL 1577: 1000 V rms for 1 minute

Low power operation

5 V operation

2.4 mA per channel maximum at 0 Mbps to 1 Mbps

11.8 mA per channel maximum at 25 Mbps

3.3 V operation

1.7 mA per channel maximum at 0 Mbps to 1 Mbps

8.2 mA per channel maximum at 25 Mbps

Bidirectional communication

Up to 25 Mbps data rate (NRZ)

3 V/5 V level translation

High temperature operation: 105°C

High common-mode transient immunity: >15 kV/μs

APPLICATIONS

General-purpose multichannel isolation Data converter isolation Industrial field bus isolation

GENERAL DESCRIPTION

The ADuM7240/ADuM7241¹ are dual channel digital isolators based on the Analog Devices, Inc., *i*Coupler* technology. Combining high speed CMOS and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to the alternatives, such as optocoupler devices and other integrated couplers.

The ADuM7240/ADuM7241 dual 1 kV digital isolation devices are packaged in a narrow-body 8-lead SOIC. The ADuM7240/ADuM7241 offer a cost-effective option compared to 2.5 kV or 5 kV isolators where only functional isolation is needed.

Like other Analog Devices isolators, the ADuM7240/ADuM7241 offer very low power consumption, consuming one-tenth to one-sixth the power of comparable isolators at data rates up to 25 Mbps. Despite the low power consumption, all models of the

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM7240




Figure 2. ADuM7241

ADuM7240/ADuM7241 provide low pulse width distortion (<5 ns for C grade). In addition, every model has an input glitch filter to protect against extraneous noise disturbances.

The ADuM7240/ADuM7241 provide two independent isolation channels and are available in two channel configurations with 1 Mbps or 25 Mbps data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The ADuM7240/ADuM7241 also have an output default high logic state in the absence of input power.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 $^{^{\}rm 1}$ Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329. Other patents pending.

TABLE OF CONTENTS

| Features |
|--|
| Applications |
| Functional Block Diagrams |
| General Description |
| Revision History |
| Specifications |
| Electrical Characteristics—5 V Operation |
| Electrical Characteristics—3.3 V Operation |
| Electrical Characteristics—Mixed 5 V/3.3 V Operation |
| Electrical Characteristics—Mixed 3.3 V/5 V Operation |
| Package Characteristics |
| Regulatory Information |
| Insulation and Safety-Related Specifications |
| Recommended Operating Conditions |
| |

| Absolute Maximum Ratings | 8 |
|--|----|
| ESD Caution | 8 |
| Pin Configurations and Function Descriptions | 9 |
| Typical Performance Characteristics | 10 |
| Applications Information | 12 |
| Printed Circuit Board Layout | 12 |
| Propagation Delay-Related Parameters | 12 |
| DC Correctness | 12 |
| Magnetic Field Immunity | 12 |
| Power Consumption | 13 |
| Insulation Lifetime | 13 |
| Outline Dimensions | 14 |
| Ordering Guide | 14 |

REVISION HISTORY

5/12—Rev. 0 to Rev. A

5/12—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION

All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = V_{DD2} = 5$ V. Minimum/maximum specifications apply over the entire recommended operation range of 4.5 V \leq $V_{DD1} \leq$ 5.5 V, 4.5 V \leq $V_{DD2} \leq$ 5.5 V, and $-40^{\circ}\text{C} \leq$ $T_A \leq +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted.

Table 1.

| | | | A Gra | de | | C Grad | e | | |
|-------------------------------------|-------------------------------------|-----|-------|-----|-----|--------|-----|-------|-------------------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions/Comments |
| SWITCHING SPECIFICATIONS | | | | | | | | | |
| Pulse Width | PW | 250 | | | 40 | | | ns | Within PWD limit |
| Data Rate | | | | 1 | | | 25 | Mbps | Within PWD limit |
| Propagation Delay | t _{PHL} , t _{PLH} | | 50 | 75 | 32 | 41 | 50 | ns | 50% input to 50% output |
| Pulse Width Distortion | PWD | | 10 | 25 | | 2 | 5 | ns | t _{PLH} — t _{PHL} |
| Change vs. Temperature | | | 5 | | | 3 | | ps/°C | |
| Propagation Delay Skew ¹ | t _{PSK} | | | 20 | | | 10 | ns | |
| Channel Matching | | | | | | | | | |
| Codirectional | t _{PSKCD} | | | 25 | | 2 | 4 | ns | |
| Opposing Direction | t _{PSKOD} | | | 30 | | 2 | 6 | ns | |
| Jitter | | | 2 | | | 2 | | ns | |

 $^{^{1}}$ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 2.

| | | 1 Mbps—A, C Grades | | | 25 N | 1bps—C | Grade | | |
|----------------|-----------|--------------------|-----|-----|------|--------|-------|------|--------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions/Comments |
| SUPPLY CURRENT | | | | | | | | | |
| ADuM7240 | I_{DD1} | | 2.2 | 2.8 | | 16 | 21 | mA | |
| | I_{DD2} | | 1.7 | 2.2 | | 3.9 | 5.7 | mA | |
| ADuM7241 | I_{DD1} | | 1.9 | 2.4 | | 9.3 | 13 | mA | |
| | I_{DD2} | | 1.9 | 2.4 | | 8.2 | 12 | mA | |

Table 3. For All Models

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|--------------------------------|-----------------|------------------------|-----------------------|---------|---|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V _{IH} | $0.7 V_{DDx}$ | | | V | |
| Logic Low Input Threshold | V _{IL} | | | $0.3\ V_{\text{DDx}}$ | V | |
| Logic High Output Voltages | V _{OH} | $V_{DDx} - 0.1$ | V_{DDx} | | V | $I_{Ox} = -20 \mu A$, $V_{Ix} = V_{IxH}$ |
| | | $V_{DDx} - 0.4$ | $V_{\text{DDx}} - 0.3$ | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V _{OL} | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Input Current per Channel | I _I | -10 | +0.01 | +10 | μΑ | $0 \ V \leq V_{lx} \leq V_{DDx}$ |
| Supply Current per Channel | | | | | | |
| Quiescent Input Supply Current | $I_{DDI(Q)}$ | | 1 | 1.4 | mA | |
| Quiescent Output Supply Current | $I_{DDO(Q)}$ | | 8.0 | 1.1 | mA | |
| Dynamic Input Supply Current | $I_{DDI(D)}$ | | 0.29 | | mA/Mbps | |
| Dynamic Output Supply Current | I _{DDO(D)} | | 0.03 | | mA/Mbps | |
| AC SPECIFICATIONS | | | | | | |
| Output Rise/Fall Time | t _R /t _F | | 2.0 | | ns | 10% to 90% |
| Common-Mode Transient Immunity ¹ | CM | 15 | 25 | | kV/μs | $V_{lx} = V_{DDx}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V |
| Refresh Rate | fr | | 600 | | kHz | DC data inputs |

 $^{^{1}}$ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 V_{DDx}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = V_{DD2} = 3.3 \text{ V}$. Minimum/maximum specifications apply over the entire recommended operation range of 3.0 V \leq $V_{DD1} \leq$ 3.6 V, 3.0 V \leq $V_{DD2} \leq$ 3.6 V, and $-40^{\circ}\text{C} \leq$ $T_A \leq +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 4.

| | | | A Grac | le | | C Grac | le | | |
|-------------------------------------|-------------------------------------|-----|--------|-----|-----|--------|-----|-------|-------------------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions/Comments |
| SWITCHING SPECIFICATIONS | | | | | | | | | |
| Pulse Width | PW | 250 | | | 40 | | | ns | Within PWD limit |
| Data Rate | | | | 1 | | | 25 | Mbps | Within PWD limit |
| Propagation Delay | t _{PHL} , t _{PLH} | | 60 | 85 | 37 | 50 | 64 | ns | 50% input to 50% output |
| Pulse Width Distortion | PWD | | 10 | 25 | | 2 | 5 | ns | t _{PLH} - t _{PHL} |
| Change vs. Temperature | | | 5 | | | 3 | | ps/°C | |
| Propagation Delay Skew ¹ | t _{PSK} | | | 20 | | | 10 | ns | |
| Channel Matching | | | | | | | | | |
| Codirectional | t _{PSKCD} | | | 25 | | 2 | 4 | ns | |
| Opposing Direction | t _{PSKOD} | | | 30 | | 2 | 7 | ns | |
| Jitter | | | 2 | | | 2 | | ns | |

¹ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 5.

| | | 1 / | /lbps—A, C | Grades | 2 | 25 Mbps—C Grade | | | |
|----------------|------------------|-----|------------|--------|-----|-----------------|-----|------|--------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions/Comments |
| SUPPLY CURRENT | | | | | | | | | |
| ADuM7240 | I _{DD1} | | 1.6 | 2.0 | | 12 | 15 | mA | |
| | I_{DD2} | | 1.3 | 1.6 | | 2.6 | 4.4 | mA | |
| ADuM7241 | I _{DD1} | | 1.4 | 1.8 | | 6.7 | 9.2 | mA | |
| | I _{DD2} | | 1.4 | 1.8 | | 5.9 | 8.2 | mA | |

Table 6. For All Models

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|--------------------------------|------------------------|----------------------|----------------|---------|---|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V _{IH} | $0.7 V_{DDx}$ | | | V | |
| Logic Low Input Threshold | V _{IL} | | | $0.3\ V_{DDx}$ | V | |
| Logic High Output Voltages | V _{OH} | $V_{DDx} - 0.2$ | V_{DDx} | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| | | $V_{\text{DDx}} - 0.4$ | $V_{\text{DDx}}-0.3$ | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V _{OL} | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Input Current per Channel | l ₁ | -10 | +0.01 | +10 | μΑ | $0 \text{ V} \leq V_{lx} \leq V_{DDx}$ |
| Supply Current per Channel | | | | | | |
| Quiescent Input Supply Current | $I_{DDI(Q)}$ | | 0.71 | 1.0 | mA | |
| Quiescent Output Supply Current | $I_{DDO(Q)}$ | | 0.59 | 0.8 | mA | |
| Dynamic Input Supply Current | $I_{DDI(D)}$ | | 0.20 | | mA/Mbps | |
| Dynamic Output Supply Current | $I_{DDO(D)}$ | | 0.02 | | mA/Mbps | |
| AC SPECIFICATIONS | | | | | | |
| Output Rise/Fall Time | t _R /t _F | | 2.8 | | ns | 10% to 90% |
| Common-Mode Transient Immunity ¹ | CM | 15 | 25 | | kV/μs | $V_{lx} = V_{DDx}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V |
| Refresh Rate | fr | | 550 | | kHz | DC data inputs |

 $^{^{1}}$ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 V_{DDx}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3.3 V OPERATION

All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = 5$ V, $V_{DD2} = 3.3$ V. Minimum/maximum specifications apply over the entire recommended operation range of $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$, and $-40^{\circ}\text{C} \le T_A \le +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 7.

| | | | A Grad | e | | C Grad | e | | |
|-------------------------------------|-------------------------------------|-----|--------|-----|-----|--------|-----|-------|--------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions/Comments |
| SWITCHING SPECIFICATIONS | | | | | | | | | |
| Pulse Width | PW | 250 | | | 40 | | | ns | Within PWD limit |
| Data Rate | | | | 1 | | | 25 | Mbps | Within PWD limit |
| Propagation Delay | t _{PHL} , t _{PLH} | | 55 | 80 | 34 | 44 | 54 | ns | 50% input to 50% output |
| Pulse Width Distortion | PWD | | 10 | 25 | | 2 | 5 | ns | tplh - tphl |
| Change vs. Temperature | | | 5 | | | 3 | | ps/°C | |
| Propagation Delay Skew ¹ | t _{PSK} | | | 20 | | | 10 | ns | |
| Channel Matching | | | | | | | | | |
| Codirectional | t _{PSKCD} | | | 25 | | 2 | 5 | ns | |
| Opposing Direction | t _{PSKOD} | | | 30 | | 3 | 9 | ns | |
| Jitter | | | 2 | | | 2 | | ns | |

¹ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 8.

| | | 1 M | bps—A, C | Grades | 25 | Mbps—C | bps—C Grade | | |
|----------------|------------------|-----|----------|--------|-----|--------|-------------|------|---------------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions/Comments |
| SUPPLY CURRENT | | | | | | | | | |
| ADuM7240 | I _{DD1} | | 2.2 | 2.9 | | 16 | 21 | mA | |
| | I _{DD2} | | 1.3 | 1.6 | | 2.8 | 3.6 | mA | |
| ADuM7241 | I _{DD1} | | 1.9 | 2.3 | | 9.2 | 12 | mA | |
| | I _{DD2} | | 1.4 | 1.6 | | 5.9 | 7.2 | mA | |

Table 9. For All Models

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|----------------|------------------------|-----------------|---------------------|---------|--|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V_{IH} | $0.7V_{DDx}$ | | | V | |
| Logic Low Input Threshold | V_{IL} | | | $0.3V_{\text{DDx}}$ | V | |
| Logic High Output Voltages | V_{OH} | $V_{DDx} - 0.1$ | V_{DDx} | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| | | V _{DDx} - 0.4 | $V_{DDx} - 0.3$ | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V_{OL} | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Input Current per Channel | I _I | -10 | +0.01 | +10 | μΑ | $0 \text{ V} \leq V_{lx} \leq V_{DDx}$ |
| Supply Current per Channel | | | | | | |
| Quiescent Input Supply Current | $I_{DDI(Q)}$ | | 1.0 | 1.45 | mA | |
| Quiescent Output Supply Current | $I_{DDO(Q)}$ | | 0.59 | 0.80 | mA | |
| Dynamic Input Supply Current | $I_{DDI(D)}$ | | 0.25 | | mA/Mbps | |
| Dynamic Output Supply Current | $I_{DDO(D)}$ | | 0.02 | | mA/Mbps | |
| AC SPECIFICATIONS | | | | | | |
| Output Rise/Fall Time | t_R/t_F | | 2.5 | | ns | 10% to 90% |
| Common-Mode Transient Immunity ¹ | CM | 15 | 25 | | kV/μs | $V_{lx} = V_{DDx}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V |
| Refresh Rate | fr | | 600 | | kHz | DC data inputs |

 $^{^{1}}$ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 V_{DDx}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ELECTRICAL CHARACTERISTICS—MIXED 3.3 V/5 V OPERATION

All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = 3.3 \text{ V}$, $V_{DD2} = 5 \text{ V}$. Minimum/maximum specifications apply over the entire recommended operation range of $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$, and $-40^{\circ}\text{C} \le T_A \le +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 10.

| | | | A Grad | e | | C Grad | e | | |
|-------------------------------------|-------------------------------------|-----|--------|-----|-----|--------|-----|-------|-------------------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions/Comments |
| SWITCHING SPECIFICATIONS | | | | | | | | | |
| Pulse Width | PW | 250 | | | 40 | | | ns | Within PWD limit |
| Data Rate | | | | 1 | | | 25 | Mbps | Within PWD limit |
| Propagation Delay | t _{PHL} , t _{PLH} | | 55 | 80 | 35 | 47 | 59 | ns | 50% input to 50% output |
| Pulse Width Distortion | PWD | | 10 | 25 | | 2 | 5 | ns | t _{PLH} — t _{PHL} |
| Change vs. Temperature | | | 5 | | | 3 | | ps/°C | |
| Propagation Delay Skew ¹ | t _{PSK} | | | 20 | | | 10 | ns | |
| Channel Matching | | | | | | | | | |
| Codirectional | t _{PSKCD} | | | 25 | | 2 | 5 | ns | |
| Opposing Direction | t _{PSKOD} | | | 30 | | 5 | 10 | ns | |
| Jitter | | | 2 | | | 2 | | ns | |

 $^{^{1}}$ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 11.

| | | 1 | 1 Mbps—A, C Grades 25 Mbps—C Grade | | | | | | |
|----------------|------------------|-----|------------------------------------|-----|-----|-----|------|------|-----------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions |
| SUPPLY CURRENT | | | | | | | | | |
| ADuM7240 | I _{DD1} | | 1.6 | 2.0 | | 12 | 15 | mA | |
| | I _{DD2} | | 1.7 | 2.1 | | 3.8 | 4.8 | mA | |
| ADuM7241 | I _{DD1} | | 1.4 | 1.6 | | 6.8 | 8.2 | mA | |
| | I _{DD2} | | 1.9 | 2.3 | | 8.2 | 10.2 | mA | |

Table 12. For All Models

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|---------------------|------------------------|------------------|---------------------|---------|---|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V _{IH} | 0.7 V _{DDx} | | | V | |
| Logic Low Input Threshold | V _{IL} | | | $0.3V_{\text{DDx}}$ | V | |
| Logic High Output Voltages | V _{OH} | V _{DDx} - 0.1 | V_{DDx} | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| | | $V_{DDx}-0.4$ | $V_{DDx}-0.3$ | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | VoL | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Input Current per Channel | l _l | -10 | +0.01 | +10 | μΑ | $0 \text{ V} \leq V_{lx} \leq V_{DDx}$ |
| Supply Current per Channel | | | | | | |
| Quiescent Input Supply Current | $I_{DDI(Q)}$ | | 0.71 | 1.0 | mA | |
| Quiescent Output Supply Current | $I_{DDO(Q)}$ | | 0.80 | 1.1 | mA | |
| Dynamic Input Supply Current | I _{DDI(D)} | | 0.20 | | mA/Mbps | |
| Dynamic Output Supply Current | I _{DDO(D)} | | 0.03 | | mA/Mbps | |
| AC SPECIFICATIONS | | | | | | |
| Output Rise/Fall Time | t_R/t_F | | 2.5 | | ns | 10% to 90% |
| Common-Mode Transient Immunity ¹ | CM | 15 | 25 | | kV/μs | $V_{lx} = V_{DDx}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V |
| Refresh Rate | f_r | | 550 | | kHz | DC data inputs |

 $^{^{1}}$ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_{O} > 0.8 V_{DDx}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

PACKAGE CHARACTERISTICS

Table 13.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------------------|-----|------------------|-----|------|---|
| Resistance (Input-to-Output) ¹ | R _{I-O} | | 10 ¹³ | | Ω | |
| Capacitance (Input-to-Output) ¹ | C _{I-O} | | 2 | | рF | f = 1 MHz |
| Input Capacitance ² | Cı | | 4 | | рF | |
| IC Junction-to-Ambient Thermal | θ_{JA} | | 85 | | °C/W | Thermocouple located at center of package |
| Resistance | | | | | | underside |

¹ The device is considered a 2-terminal device: Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

REGULATORY INFORMATION

The ADuM7240/ADuM7241 are pending approval by the organizations listed in Table 14. See Table 18 and the Insulation Lifetime section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 14.

UL (Pending)

Recognized Under UL 1577 Component Recognition Program¹ Single Protection, 1000 V rms Isolation Voltage File E274400

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 15.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
|--|--------|-------|--------|--|
| Rated Dielectric Insulation Voltage | | 1000 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 4.0 | mm min | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(I02) | 4.0 | mm min | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) | | 2.6 | μm min | Distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | ٧ | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | | Illa | | Material Group (DIN VDE 0110, 1/89, Table 1) |
| | | | | |




Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 16.

| Parameter | Symbol | Min | Max | Unit |
|----------------------------------|--------------------|-----|------|------|
| Operating Temperature | TA | -40 | +105 | °C |
| Supply Voltages ¹ | V_{DD1}, V_{DD2} | 3.0 | 5.5 | V |
| Input Signal Rise and Fall Times | | | 1.0 | ms |

¹ All voltages are relative to their respective ground. See the DC Correctness section for information about immunity to external magnetic fields.

² Input capacitance is from any input data pin to ground.

 $^{^1 \}text{ In accordance with UL 1577, each } \text{A} \text{DuM7240/A} \text{DuM7241} \text{ is proof tested by applying an insulation test voltage} \\ \ge 1200 \text{ V rms for 1 sec (current leakage detection limit} \\ = 5 \, \mu\text{A}).$

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 17.

| Parameter | Rating |
|---|---|
| Storage Temperature (T _{ST}) Range | −65°C to +150°C |
| Ambient Operating Temperature (T_A) Range | -40°C to +105°C |
| Supply Voltages (V _{DD1} , V _{DD2}) | −0.5 V to +7.0 V |
| Input Voltages (V _{IA} , V _{IB}) ¹ | $-0.5 \text{ V to V}_{DDI} + 0.5 \text{ V}$ |
| Output Voltages (V _{OA} , V _{OB}) ¹ | $-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$ |
| Average Output Current per Pin ² | |
| Side 1 (I ₀₁) | −10 mA to +10 mA |
| Side 2 (I _{O2}) | -10 mA to +10 mA |
| Common-Mode Transients ³ | -100 kV/μs to +100 kV/μs |

 $^{^1\,}V_{DDI}$ and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the Printed Circuit Board Layout section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 18. Maximum Continuous Working Voltage¹

| Parameter | Max | Unit | Constraint |
|------------------------------|-----|-------|--------------------------|
| AC Voltage, Bipolar Waveform | 300 | V rms | 50-year minimum lifetime |
| DC Voltage | 300 | V dc | 50-year minimum lifetime |

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 19. ADuM7240 Truth Table (Positive Logic)1

| V _{IA} Input | V _{IB} Input | V _{DD1} State | V _{DD2} State | V _{OA} Output | V _{OB} Output | Notes |
|-----------------------|-----------------------|------------------------|------------------------|------------------------|------------------------|--|
| Н | Н | Powered | Powered | Н | Н | |
| L | L | Powered | Powered | L | L | |
| Н | L | Powered | Powered | Н | L | |
| L | Н | Powered | Powered | L | Н | |
| Х | X | Unpowered | Powered | Н | Н | Outputs return to the input state within 1 μ s of V_{DDI} power restoration. |
| X | Х | Powered | Unpowered | Indeterminate | Indeterminate | Outputs return to the input state within 1 μ s of V_{DDO} power restoration. |

 $^{^{1}}$ H = high, L = low, X = don't care.

Table 20. ADuM7241 Truth Table (Positive Logic)1

| V _{IA} Input | V _{IB} Input | V _{DD1} State | V _{DD2} State | V _{OA} Output | V _{OB} Output | Notes |
|-----------------------|-----------------------|------------------------|------------------------|------------------------|------------------------|--|
| Н | Н | Powered | Powered | Н | Н | |
| L | L | Powered | Powered | L | L | |
| Н | L | Powered | Powered | Н | L | |
| L | Н | Powered | Powered | L | Н | |
| Х | X | Unpowered | Powered | Indeterminate | Н | Outputs return to the input state within 1 μ s of V_{DDI} power restoration. |
| Х | X | Powered | Unpowered | Н | Indeterminate | Outputs return to the input state within 1 μ s of V_{DDO} power restoration. |

 $^{^{1}}$ H = high, L = low, X = don't care.

² See Figure 3 for maximum rated current values for various temperatures.

³ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. ADuM7240 Pin Configuration

Table 21. ADuM7240 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|-----------------|--|
| 1 | V_{DD1} | 3.0 V to 5.5 V Supply Voltage for Isolator Side 1. |
| 2 | VIA | Logic Input A. |
| 3 | V_{IB} | Logic Input B. |
| 4 | GND_1 | Ground 1. Ground reference for Isolator Side 1. |
| 5 | GND_2 | Ground 2. Ground reference for Isolator Side 2. |
| 6 | V _{OB} | Logic Output B. |
| 7 | V_{OA} | Logic Output A. |
| 8 | V_{DD2} | 3.0 V to 5.5 V Supply Voltage for Isolator Side 2. |




Figure 5. ADuM7241 Pin Configuration

Table 22. ADuM7241 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|------------------|--|
| 1 | V _{DD1} | 3.0 V to 5.5 V Supply Voltage for Isolator Side 1. |
| 2 | V _{OA} | Logic Output A. |
| 3 | V _{IB} | Logic Input B. |
| 4 | GND_1 | Ground 1. Ground reference for Isolator Side 1. |
| 5 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. |
| 6 | V _{OB} | Logic Output B. |
| 7 | V _{IA} | Logic Input A. |
| 8 | V_{DD2} | 3.0 V to 5.5 V Supply Voltage for Isolator Side 2. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation




Figure 7. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 8. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 9. Typical ADuM7240 V_{DD1} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 10. Typical ADuM7240 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 11. Typical ADuM7241 $V_{\rm DD1}$ Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM7241 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation

APPLICATIONS INFORMATION

PRINTED CIRCUIT BOARD LAYOUT

The ADuM7240/ADuM7241 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both input and output supply pins: $V_{\rm DD1}$ and $V_{\rm DD2}$. The capacitor value should be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, users should design the board layout so that any coupling that does occur affects all pins on a given component side equally. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

With proper PCB design choices, the ADuM7240/ADuM7241 can readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment. Refer to AN-1109 for PCB-related EMI mitigation techniques, including board layout and stack-up issues.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-to-output propagation delay time for a high-to-low transition may differ from the propagation delay time for a low-to-high transition.




Figure 13. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved. Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM7240/ADuM7241 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM7240/ ADuM7241 components operating under the same conditions.

DC CORRECTNESS

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μs , a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μs , the input side is assumed to be unpowered or nonfunctional, and the isolator output is forced to a default high state by the watchdog timer circuit.

MAGNETIC FIELD IMMUNITY

The magnetic field immunity of the ADuM7240/ADuM7241 is determined by the changing magnetic field, which induces a voltage in the transformer's receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM7240/ADuM7241 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum_{n} \pi r_n^2; n = 1, 2, ..., N$$

where:

 β is the magnetic flux density (gauss). r_n is the radius of the nth turn in the receiving coil (cm).

N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM7240/ADuM7241 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 14.




Figure 14. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM7240/ADuM7241 transformers. Figure 15 shows these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 15, the ADuM7240/ADuM7241 is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 1.2 kA current placed 5 mm away from the ADuM7240/ADuM7241 is required to affect the operation of the component.




Figure 15. Maximum Allowable Current for Various Current-to-ADuM7240/ADuM7241 Spacings

Note that with extreme combinations of strong magnetic field and high frequency current, loops formed by printed circuit board traces can induce error voltages large enough to trigger the thresholds of receiver circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM7240/ADuM7241 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$\begin{split} I_{DDI} &= I_{DDI(Q)} & f \leq 0.5 \, f_r \\ I_{DDI} &= I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} & f > 0.5 \, f_r \end{split}$$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)}$$
 $f \le 0.5 f_r$
 $I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$
 $f > 0.5 f_r$

where

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).


To calculate the total $V_{\rm DD1}$ and $V_{\rm DD2}$ supply current, the supply currents for each input and output channel corresponding to $V_{\rm DD1}$ and $V_{\rm DD2}$ are calculated and totaled. Figure 6 and Figure 7 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 12 show the total $V_{\rm DD1}$ and $V_{\rm DD2}$ supply current as a function of data rate for ADuM7240 and ADuM7241 channel configurations.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM7240/ADuM7241.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 18 summarize the working voltage for 50 years of service life.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 16. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model ¹ | No. of Inputs, V _{DD1} Side | No. of Inputs, V _{DD2} Side | Maximum Data Rate | Maximum Propagation Delay, 5 V | Temperature Range | Package Description | Package Option |
|--------------------|---|---|----------------------|--------------------------------------|----------------------|------------------------------------|-------------------|
| ADuM7240ARZ | 2 | 0 | 1 Mbps | 75 ns | −40°C to +105°C | 8-Lead SOIC_N | R-8 |
| ADuM7240ARZ-RL7 | 2 | 0 | 1 Mbps | 75 ns | -40°C to +105°C | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |
| ADuM7240CRZ | 2 | 0 | 25 Mbps | 50 ns | −40°C to +105°C | 8-Lead SOIC_N | R-8 |
| ADuM7240CRZ-RL7 | 2 | 0 | 25 Mbps | 50 ns | -40°C to +105°C | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |
| ADuM7241ARZ | 1 | 1 | 1 Mbps | 75 ns | -40°C to +105°C | 8-Lead SOIC_N | R-8 |
| ADuM7241ARZ-RL7 | 1 | 1 | 1 Mbps | 75 ns | -40°C to +105°C | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |
| ADuM7241CRZ | 1 | 1 | 25 Mbps | 50 ns | -40°C to +105°C | 8-Lead SOIC_N | R-8 |
| ADuM7241CRZ-RL7 | 1 | 1 | 25 Mbps | 50 ns | −40°C to +105°C | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |

¹ Z = RoHS Compliant Part.

NOTES

Data Sheet

NOTES

Rev. A | Page 16 of 16

www.analog.com