Features

- High Performance, Low Power Atmel® AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16MIPS Throughput at 16MHz (ATmega165PA/645P)
 - Up to 20MIPS Throughput at 20MHz
 - (ATmega165A/325A/325PA/645A/3250A/3250PA/6450A/6450P)
 - On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - In-System Self-programmable Flash Program Memory
 - 16KBytes (ATmega165A/ATmega165PA)
 - 32KBytes (ATmega325A/ATmega325PA/ATmega3250A/ATmega3250PA)
 - 64KBytes (ATmega645A/ATmega645P/ATmega6450A/ATmega6450P)
 - EEPROM
 - 512Bytes (ATmega165A/ATmega165PA)
 - 1Kbytes (ATmega325A/ATmega325PA/ATmega3250A/ATmega3250PA)
 - 2Kbytes (ATmega645A/ATmega645P/ATmega6450A/ATmega6450P)
 - Internal SRAM
 - 1KBytes (ATmega165A/ATmega165PA)
 - 2KBytes (ATmega325A/ATmega325PA/ATmega3250A/ATmega3250PA)
 - 4KBytes (ATmega645A/ATmega645P/ATmega6450A/ATmega6450P)
 - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
- QTouch® library support
 - Capacitive touch buttons, sliders and wheels
 - QTouch and QMatrix acquisition
 - Up to 64 sense channels
- JTAG (IEEE std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Universal Serial Interface with Start Condition Detector
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 54/69 Programmable I/O Lines
 - 64/100-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN
- Speed Grade
 - ATmega 165A/165PA/645A/645P: 0 16MHz @ 1.8 5.5V
 - ATmega325A/325PA/3250A/3250PA/6450A/6450P: 0 20MHz @ 1.8 5.5V
- Temperature range:
 - -40°C to 85°C Industrial
- Ultra-Low Power Consumption (picoPower devices)
 - Active Mode:
 - 1MHz, 1.8V: 215µA
 - 32kHz, 1.8V: 8µA (including Oscillator)
 - Power-down Mode: 0.1µA at 1.8V
 - Power-save Mode: 0.6µA at 1.8V (Including 32kHz RTC

 Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



8-bit Atmel
Microcontroller
with 16/32/64K
Bytes In-System
Programmable
Flash

ATmega165A
ATmega165PA
ATmega325A
ATmega325PA
ATmega3250A
ATmega3250PA
ATmega645A
ATmega645P
ATmega6450A
ATmega6450P

Summary


Rev 8285DS-AVR-06/11



1. Pin Configurations

1.1 Pinout - TQFP and QFN/MLF

Figure 1-1. 64A (TQFP)and 64M1 (QFN/MLF) Pinout ATmega165A/ATmega165PA/ATmega325A/ATmega325PA/ATmega645A/ATmega645P




Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.



1.2 Pinout - 100A (TQFP)

Figure 1-2. Pinout ATmega3250A/ATmega3250PA/ATmega6450A/ATmega6450P **TQFP**






2. Overview

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, this microcontroller achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P provides the following features: 16K/32K/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512/1K/2K bytes EEPROM, 1K/2K/4K byte SRAM, 54/69 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

Atmel offers the QTouch® library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression® (AKS™) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel devise is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.



2.2 Comparison Between ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

Table 2-1. Differences between: ATmega165A/165PA/325A/325PA/3250PA/645P/645DA/645P/6450A/645P

Device	Flash	EEPROM	RAM	MHz
ATmega165A	16Kbyte	512Bytes	1Kbyte	16
ATmega165PA	16Kbyte	512Bytes	1Kbyte	16
ATmega325A	32Kbyte	1Kbyte	2Kbyte	20
ATmega325PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega3250A	32Kbytes	1Kbyte	2Kbyte	20
ATmega3250PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega645A	64Kbyte	2Kbyte	4Kbyte	16
ATmega645P	64Kbyte	2Kbyte	4Kbyte	16
ATmega6450A	64Kbyte	2Kbyte	4Kbyte	20
ATmega6450P	64Kbyte	2Kbyte	4Kbyte	20

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port B" on page 76.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port B" on page 76.



2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port D" on page 79.

2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port D" on page 79.

2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port E" on page 80.

2.3.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface, see "Alternate Functions of Port F" on page 82.

2.3.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.



Port G also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on page 84.

2.3.10 Port H (PH7:PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega3250A/3250PA/6450A/6450P as listed on page 85.

2.3.11 Port J (PJ6:PJ0)

Port J is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the ATmega3250A/3250PA/6450A/6450P as listed on page 87.

2.3.12 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 28-13 on page 328. Shorter pulses are not guaranteed to generate a reset.

2.3.13 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.3.14 XTAL2

Output from the inverting Oscillator amplifier.

2.3.15 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.3.16 AREF

This is the analog reference pin for the A/D Converter.



3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

5. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

6. Capacitive touch sensing

The Atmel QTouch Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The QTouch Library includes support for the QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.



7. Register Summary

Note: Registers with bold type only available in ATmega3250A/3250PA/6450A/6450P.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved									<u>_</u>
(0xFE)	Reserved									
(0xFD)	Reserved									
(0xFC)	Reserved									
(0xFB)	Reserved									
(0xFA)	Reserved									
(0xF9)	Reserved									
(0xF8)	Reserved									
(0xF7)	Reserved									
(0xF6)	Reserved									
(0xF5)	Reserved									
(0xF4)	Reserved									
(0xF3)	Reserved									
(0xF2)	Reserved									
(0xF1)	Reserved									
(0xF0)	Reserved									
(0xEF)	Reserved Reserved									
(0xEE)	Reserved									
(0xED)	Reserved									
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB) (0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xEA) (0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved									
(0xE6)	Reserved									
(0xE5)	Reserved									
(0xE4)	Reserved									
(0xE3)	Reserved	-	-	-	-	-	-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-	-	-	-	-	
(0xE0)	Reserved	-	-	-	-	-	-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	PORTJ	-	PORTJ6	PORTJ5	PORTJ4	PORTJ3	PORTJ2	PORTJ1	PORTJ0	93
(0xDC)	DDRJ	-	DDJ6	DDJ5	DDJ4	DDJ3	DDJ2	DDJ1	DDJ0	93
(0xDB)	PINJ	-	PINJ6	PINJ5	PINJ4	PINJ3	PINJ2	PINJ1	PINJ0	93
(0xDA)	PORTH	PORTH7	PORTH6	PORTH5	PORTH4	PORTH3	PORTH2	PORTH1	PORTH0	92
(0xD9)	DDRH	DDH7 PINH7	DDH6	DDH5 PINH5	DDH4 PINH4	DDH3 PINH3	DDH2 PINH2	DDH1 PINH1	DDH0 PINH0	93
(0xD8)	Reserved	PINT/	PINH6	- PINES	PINH4	- PINES	PINH2	PINITI -	- PINHU	93
(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD6) (0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD5) (0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD4) (0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD3) (0xD2)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	Reserved	-	-	-	-	-	-	-	-	
(0xCD)	Reserved	-	-	-	-	-	-	-	-	
(0xCC)	Reserved	-	-	-	-	-	-	-	-	
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	-	-	-	-	-	
(0xC8)	Reserved	-	-	-	-	-	-	-	-	
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6) (0xC5)	UDR0 UBRR0H				USART0 D	ata Register		late Register High		193 197



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xC4)	UBRR0L		1	1		Rate Register Low	1	1	1	197
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	-	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	195
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	194
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	193
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	Reserved	-	-	-	-	-	-	-	-	
(0xBC)	Reserved	-	-	-	-	-	-	-	-	
(0xBB)	Reserved	-	-	-	-	-	-	-	-	
(0xBA)	USIDR				USI Data	a Register				206
(0xB9)	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	206
(0xB8)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	207
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	ASSR	-	-	-	EXCLK	AS2	TCN2UB	OCR2UB	TCR2UB	157
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	-	-	-	-	-	-	-	
(0xB3)	OCR2A			Tim		ut Compare Regis	ter A			156
(0xB2)	TCNT2					Counter2				156
(0xB1)	Reserved	-	-	-	-	-	-	-	-	
(0xB1)	TCCR2A	FOC2A	WGM20	COM2A1	COM2A0	WGM21	CS22	CS21	CS20	154
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xAs)	Reserved	-	-	_	_	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	_	_	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA4) (0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	_	_	-	-	-	-	
(0xA2) (0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	_	-	-	-	-	
(0x9F)	Reserved	-	-	_	_	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x9A) (0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x98) (0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x94) (0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x91) (0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x90) (0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8C) (0x8B)	OCR1BH					Compare Register				134
(0x8A)	OCR1BL					Compare Register				134
(0x8A) (0x89)	OCR1AH					Compare Register				134
(0x89) (0x88)	OCR1AL					Compare Register				134
	ICR1H					Capture Register				135
(0x87)	ICR1L					Capture Register				135
(0x86)	.01112			111		· Capialo i logistei				100



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x85)	TCNT1H			1	Timer/Cou	unter1 High	1	ш		134
(0x84)	TCNT1L				Timer/Co	unter1 Low				134
(0x83)	Reserved	-	-	-	-	_	_	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	133
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	132
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	130
(0x7F)	DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	213
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	231
(0x7D)	Reserved	-	-	-	-	-	-	-	ı	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	227
(0x7B)	ADCSRB	_	ACME	-	-	-	ADTS2	ADTS1	ADTS0	231
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	229
(0x79)	ADCH					Register High				230
(0x78)	ADCL			1		Register Low		1		230
(0x77)	Reserved	-	_	-	-	-	-	-	-	
(0x76)	Reserved	-		-	-	-	-	-	-	
(0x75)	Reserved	-	_	-	_	-	_	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	PCMSK3	-	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	66
(0x72)	Reserved Reserved	_	_	-	-	-	_	-	-	
(0x71)	TIMSK2	_		-	-	-	_	OCIE2A	TOIE2	157
(0x70)	TIMSK1	_	-	- ICIE1	-	-	OCIE1B	OCIE2A OCIE1A	TOIE2	135
(0x6F)	TIMSK0	_		-	_	_	- OCIETB	OCIE1A OCIE0A	TOIE1	107
(0x6E)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	67
(0x6D) (0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	66
(0x6C)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	67
(0x6A)	Reserved	-	-	-	_	_	-	-	-	-
(0x69)	EICRA	_	_	_	_	_	_	ISC01	ISC00	64
(0x68)	Reserved	_	_	_	_	_	_	-	-	
(0x67)	Reserved	_		-	_	_	_	_	-	
(0x66)	OSCCAL			(Dscillator Calibratio	on Register [CAL7:	0]			37
(0x65)	Reserved	-	-	-	_	_	_	-	-	
(0x64)	PRR	-	-	-	-	PRTIM1	PRSPI	PSUSART0	PRADC	45
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	37
(0x60)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	53
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	12
0x3E (0x5E)	SPH				Stack Po	inter High				15
0x3D (0x5D)	SPL				Stack Po	ointer Low				15
0x3C (0x5C)	Reserved	_	_	_	_	_	-	-	-	
0x3B (0x5B)	Reserved	-		-	_	-	-	-	-	
0x3A (0x5A)	Reserved	-		-	_	-	-	-	-	
0x39 (0x59)	Reserved	-	_	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-		-	-	-	_	-	_	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	283
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	0.1/5 = /===
0x35 (0x55)	MCUCR	JTD	BODS	BODSE	PUD	-	-	IVSEL	IVCE	61/90/267
0x34 (0x54)	MCUSR	-	-	-	JTRF	WDRF	BORF	EXTRF	PORF	53
0x33 (0x53)	SMCR	_		-	-	SM2	SM1	SM0	SE	53
0x32 (0x52)	Reserved	- IDRD/OCDR7	- OCDB6	- OCDBE	- OCDB4	OCDR3	- OCDP2	- OCDB1	- OCDB0	000
0x31 (0x51)	OCDR ACSR	ACD	OCDR6 ACBG	OCDR5 ACO	OCDR4 ACI	ACIE	OCDR2 ACIC	OCDR1 ACIS1	OCDR0 ACIS0	238 212
0x30 (0x50)	Reserved	ACD -	ACBG	ACO –	ACI	ACIE -	ACIC	ACIST	ACISU –	212
	SPDR	_	_	_		Register	_	_	_	168
0x2F (0x4F)	SFUN	CDIE	WCOL			a negisier		_	SPI2X	167
0x2E (0x4E)	SDSD		WOOL	-	-	CPOL	- CDUA			167
0x2E (0x4E) 0x2D (0x4D)	SPSR	SPIF	SDE.	DODD	MCTD					
0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR General Purpo		СРНА	SPR1	SPR0	
0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	SPCR GPIOR2		SPE	DORD	General Purpo	ose I/O Register	СРНА	SPR1	SPR0	27
0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	SPCR GPIOR2 GPIOR1	SPIE			General Purpo General Purpo	ose I/O Register				
0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	SPCR GPIOR2		SPE	DORD -	General Purpo	ose I/O Register	- -		SPR0 - -	27



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x26 (0x46)	TCNT0				Timer/0	Counter0				107
0x25 (0x45)	Reserved	-	-	-	-	-	-	=	-	
0x24 (0x44)	TCCR0A	FOC0A	WGM00	COM0A1	COM0A0	WGM01	CS02	CS01	CS00	105
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSR2	PSR10	139/158
0x22 (0x42)	EEARH	-	-	-	-	-	EEPRO	OM Address Regis	ter High	26
0x21 (0x41)	EEARL				EEPROM Addre	ess Register Low				26
0x20 (0x40)	EEDR				EEPROM D	ata Register				26
0x1F (0x3F)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	27
0x1E (0x3E)	GPIOR0			ı	General Purpo	se I/O Register	l .	11		28
0x1D (0x3D)	EIMSK	PCIE	PCIE2	PCIE1	PCIE0	-	-	=	INT0	64
0x1C (0x3C)	EIFR	PCIF3	PCIF2	PCIF1	PCIF0	-	-	-	INTF0	65
0x1B (0x3B)	Reserved	-	-	-	-	-	-	-	-	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	-	OCF2A	TOV2	157
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	136
0x15 (0x35)	TIFR0	-	-	-	-	-	-	OCF0A	TOV0	139
0x14 (0x34)	PORTG	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	92
0x13 (0x33)	DDRG	-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	92
0x12 (0x32)	PING	-	1	PING5	PING4	PING3	PING2	PING1	PING0	92
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	92
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	92
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	92
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	91
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	91
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	92
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	91
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	91
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	91
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	91
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	91
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	91
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	90
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	90
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	90
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	90
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	90
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	90

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI
 instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The
 CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



8. Instruction Set Summary

Mnemonics Operate ARITHMETIC AND LOGIC INSTRI ADD Rd, Rr ADD Rd, Rr ADD Rd, Rr ADDW Rd, K SUB Rd, Rr SUBI Rd, K SBC Rd, Rr SBC Rd, Rr SBC Rd, K OR Rd, K OR Rd, Rr ORI Rd, K ORI Rd, K COM Rd RG Rd SBR Rd, K COM Rd RG Rd SBR Rd, K COM Rd RG Rd SBR Rd, K COM Rd SBR Rd, K MUL Rd, Rr MULS	·	Operation Rd ← Rd + Rr Rd ← Rd + Rr + C Rdh:Rdl ← Rdh:Rdl + K Rd ← Rd - Rr Rd ← Rd - Rr Rd ← Rd - K Rd ← Rd - K C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • Rr Rd ← Rd • Rr Rd ← Rd • Rr Rd ← Rd • Rr Rd ← Rd ∨ Rr Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← 0xFF - Rd Rd ← 0x00 - Rd Rd ← Rd • Rd ← Rd ∨ K Rd ← Rd • Rd (0xFF - K) Rd ← Rd + Rd + Rd ← Rd + Rd ← Rd + Rd ← Rd ⊕ Rd Rd ← Rd • Rd Rd ← Rd • Rd Rd ← Rd • Rd Rd ← Rd ⊕ Rd Rd ← Rd • Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V Z,N,V Z,N,V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ADD Rd, Rr ADC Rd, Rr ADC Rd, Rr ADIW RdI,K SUB Rd, Rr SUBI Rd, K SBC Rd, Rr SBCI Rd, K SBIW RdI,K AND Rd, Rr ORI Rd, Rr ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd, K INC Rd UEC Rd UEC Rd TST Rd CLR Rd WUL Rd, Rr MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr MULS Rd, Rr MULS Rd, Rr FMULS R	Add two Registers Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry two Registers Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd + Rr + C Rdh:Rdl ← Rdh:Rdl + K Rd ← Rd - Rr Rd ← Rd - K Rd ← Rd - K Rd ← Rd - K - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd v Rr Rd ← Rd v Rr Rd ← Rd v Sr	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ADC Rd, Rr ADIW RdI,K SUB Rd, Rr SUBI Rd, K SBC Rd, Rr SBCI Rd, K SBIW RdI,K AND Rd, Rr ANDI Rd, Rr OR Rd, Rr COM Rd, Rr COM Rd NEG Rd SBR Rd, K INC Rd CLR Rd CLR Rd WUL Rd, Rr MUL Rd, Rr MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr MULS Rd, Rr MULS Rd, Rr FMULS Rd, Rr FMUL Rd, Rr FMULS Rd FMULS Rd F	Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry two Registers Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd + Rr + C Rdh:Rdl ← Rdh:Rdl + K Rd ← Rd - Rr Rd ← Rd - K Rd ← Rd - K Rd ← Rd - K - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd v Rr Rd ← Rd v Rr Rd ← Rd v Sr	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V	2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1
ADIW Rd,K SUB Rd, Rr SUBI Rd, K SBC Rd, Rr SBCI Rd, K SBIW RdI,K AND Rd, Rr ANDI Rd, K COR Rd, Rr COR Rd, Rr COM Rd NEG Rd SBR Rd,K INC Rd CLR Rd CLR Rd CLR Rd MUL Rd, Rr MULS Rd	Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Registers Cogical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rdh:Rdl ← Rdh:Rdl + K Rd ← Rd - Rr Rd ← Rd - K Rd ← Rd - K Rd ← Rd - K - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • Rr Rd ← Rd • Rr Rd ← Rd v Rr Rd ← Rd v Rr Rd ← Rd ⊕ Rr Rd ← Rd v K Rd ← Rd v K Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd Rd ← Rd + 1 Rd ← Rd − 1 Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd	Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V	2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1
SUB Rd, Rr SUBI Rd, K SBC Rd, Rr SBCI Rd, K SBIW RdI, K AND Rd, Rr ANDI Rd, K OR Rd, Rr ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd, K INC Rd SBR Rd, K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k IJMP k IJMP k IGALL k CALL k RET Red,Rr CPSE Rd,Rr <td>Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical OR Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned</td> <td>Rd ← Rd - Rr Rd ← Rd - K Rd ← Rd - K Rd ← Rd - K - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • K Rd ← Rd v Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← OXFF - Rd Rd ← OXFF - Rd Rd ← Rd v K Rd ← Rd + 1 Rd ← Rd - 1 Rd ← Rd ← Rd Rd ← Rd ⊕ Rd</td> <td>Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V</td> <td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>	Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical OR Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd - Rr Rd ← Rd - K Rd ← Rd - K Rd ← Rd - K - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • K Rd ← Rd v Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← OXFF - Rd Rd ← OXFF - Rd Rd ← Rd v K Rd ← Rd + 1 Rd ← Rd - 1 Rd ← Rd ← Rd Rd ← Rd ⊕ Rd	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,C,N,V Z,C,N,V Z,N,V	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SUBI Rd, K SBC Rd, Rr SBCI Rd, K SBIW RdI, K AND Rd, Rr ANDI Rd, K OR Rd, Rr ORI Rd, K EOR Rd, Rr OOM Rd NEG Rd SBR Rd, K CBR Rd, R MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr FMULS Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k IJMP k ICALL k ICALL k ICALL k RET RG CPSE	Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical OR Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd - K Rd ← Rd - Rr - C Rd ← Rd - Rr - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • K Rd ← Rd v K Rd ← Rd v K Rd ← Rd w Rr Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← OXFF - Rd Rd ← OXFF - Rd Rd ← Rd v K Rd ← Rd v K Rd ← Rd v K Rd ← Rd w Rd Rd ← Rd + 1 Rd ← Rd - Rd Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 2 1 1 1 1 1 1 1 1 1 1 1
SBC Rd, Rr SBCI Rd, K SBIW Rd, K AND Rd, Rr ANDI Rd, K OR Rd, Rr ORI Rd, K EOR Rd, Rr OOM Rd NEG Rd SBR Rd, K CBR Rd, K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k IJMP k ICALL k ICALL k ICALL k ICALL k ICALL k RETI CP Rd,Rr CP	Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd - Rr - C Rd ← Rd - K - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • K Rd ← Rd v Rr Rd ← Rd v Br Rd ← Rd ⊕ Br Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← OXFF - Rd Rd ← OXFF - Rd Rd ← Rd v K Rd ← Rd v K Rd ← Rd v K Rd ← Rd • Rd Rd ← Rd • Rd Rd ← Rd • Rd • Rd Rd ← Rd • Rd • Rd Rd ← Rd + Rd • Rd Rd ← Rd + Rd ← Rd + Rd Rd ← Rd + Rd Rd ← Rd • Rd Rd ← Rd • Rd	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBCI Rd, K SBIW RdI, K AND Rd, Rr ANDI Rd, K OR Rd, Rr ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd, K CBR Rd, K CBR Rd, K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr FMUL Rd, Rr FMULSU Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP JJMP k IJMP k JMP k RCALL k ICALL k ICALL k RETI CPSE Rd,Rr CPP Rd,Rr CPP Rd,Rr	Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd - K - C Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • K Rd ← Rd v Rr Rd ← Rd v Br Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← Rd ⊕ Rr Rd ← OxFF - Rd Rd ← Ox00 - Rd Rd ← Rd • (OxFF - K) Rd ← Rd + 1 Rd ← Rd - Rd • Rd Rd ← Rd • Rd	Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBIW RdI,K AND Rd, Rr ANDI Rd, K OR Rd, Rr ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd,K CBR Rd,K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULSU Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP JJMP k ICALL k ICALL k ICALL k ICALL k RET Rd,Rr CPSE Rd,Rr CPC Rd,K SBRS Rr, b SBRS Rr, b SBRS Rr, b SBIS	Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • Rr Rd ← Rd • K Rd ← Rd v Rr Rd ← Rd v K Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← 0xFF - Rd Rd ← 0x00 - Rd Rd ← Rd • K Rd ← Rd • COXFF - K Rd ← Rd • Rd + 1 Rd ← Rd • Rd Rd ← Rd • Rd Rd ← Rd • Rd	Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	2 1 1 1 1 1 1 1 1 1 1
AND Rd, Rr ANDI Rd, K OR Rd, K OR Rd, Rr ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd, K EOR Rd, K CBR Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr FMUL Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMUL Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMUL Rd, Rr FMULS Rd, Rr SBANCH INSTRUCTIONS RJMP L L CALL L CALL L CALL L CALL L CALL R ETT CPSE Rd, Rr CP Rd, Rr CPC Rd, Rr CPC Rd, Rr SBRC Rr, b SBRS Rr, b SBRS Rr, b SBRS SRR SRR SRR SRR SRR SRR SRR SRR SR	Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd • Rr Rd ← Rd • K Rd ← Rd ∨ Rr Rd ← Rd ∨ K Rd ← Rd ⊕ Rr Rd ← OxFF − Rd Rd ← 0x00 − Rd Rd ← Rd • (OxFF − K) Rd ← Rd • 1 Rd ← Rd − Rd Rd ← Rd + 1 Rd ← Rd • Rd Rd ← Rd • Rd Rd ← Rd • Rd	Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1 1 1 1
ANDI Rd, K OR Rd, Rr ORI Rd, Rr ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd, K EOR Rd, K EOR Rd SBR Rd, K CBR Rd, K INC Rd DEC Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMULS Rd, Rr FMULS Rd, Rr FMULS Rd, Rr FMULS Rd, Rr FMUL Rd, Rr FMUL Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMULS Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr CPBRANCH INSTRUCTIONS RJMP L LICALL L LICALL L CALL L CALL L CALL R ET CPSE Rd, Rr CPC Rd, Rd	Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd • K Rd ← Rd v Rr Rd ← Rd v K Rd ← Rd ⊕ Rr Rd ← 0xFF - Rd Rd ← 0x00 - Rd Rd ← Rd • (0xFF - K) Rd ← Rd • 1 Rd ← Rd + 1 Rd ← Rd • Rd Rd ← Rd • Rd Rd ← Rd • Rd	Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1 1
OR Rd, Rr ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd, K CBR Rd, K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULSU Rd, Rr FMULSU Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k JJMP k ICALL k ICALL k ICALL k RET Rd, Rr CPSE Rd, Rr CP Rd, Rr CPC Rd, Rr CPI Rd, K SBRC Rr, b SBIS P, b BRBS s, k BREQ k	Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd \vee Rr$ $Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$ $Rd \leftarrow 0x00 - Rd$ $Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd \bullet (0xFF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd - Rd$ $Rd \leftarrow Rd - Rd$	Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1 1
ORI Rd, K EOR Rd, Rr COM Rd NEG Rd SBR Rd, K CBR Rd, K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMULSU Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k IJMP k IJMP k IGALL k ICALL k ICALL k ICALL k RET RG, Rr CPSE Rd, Rr CP Rd, Rr CP Rd, Rr CP Rd, Rr CPI Rd, K SBRC Rr, b SBIS P, b BRBS s, k	Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$ $Rd \leftarrow 0x00 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor (0xFF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd - Rd$ $Rd \leftarrow Rd - Rd$ $Rd \leftarrow Rd - Rd$	Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1 1
EOR Rd, Rr COM Rd NEG Rd SBR Rd, K CBR Rd, K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMULS Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP JJMP k IJMP k IJMP k ICALL k ICALL k ICALL k RET Rd,Rr CPSE Rd,Rr CP Rd,Rr CP Rd,Rr CPI Rd,K SBRC Rr, b SBIS P, b BRBS s, k BREQ k	Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$ $Rd \leftarrow 0x00 - Rd$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \bullet (0xFF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$	Z,N,V Z,C,N,V,H Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 1
COM Rd NEG Rd SBR Rd,K CBR Rd,K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd,Rr MULS Rd,Rr MULSU Rd,Rr FMUL Rd,Rr FMUL Rd,Rr FMULSU Rd,Rr FMULSU Rd,Rr BRANCH INSTRUCTIONS RJMP k JMP k ICALL k ICALL k ICALL k RET RET RET Rd,Rr CP Rd,Rr CP Rd,Rr CP Rd,Rr CPI Rd,K SBRC Rr, b SBIS P, b BRBS s, k BREQ k	One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← 0xFF − Rd Rd ← 0x00 − Rd Rd ← Rd v K Rd ← Rd • (0xFF − K) Rd ← Rd + 1 Rd ← Rd − 1 Rd ← Rd • Rd Rd ← Rd ⊕ Rd	Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1
NEG Rd SBR Rd,K CBR Rd,K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd,Rr MULS Rd,Rr MULS Rd,Rr MULS Rd,Rr FMULS Rd,Rr FMUL Rd,Rr FMULS Rd,Rr FMULSU Rd,Rr BRANCH INSTRUCTIONS RJMP JMP k JMP k JMP k ICALL k ICALL k ICALL k RET RET CPSE Rd,Rr CPC Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBIC P, b SBIS P, b BRBS S, k BREQ <t< td=""><td>Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned</td><td>Rd ← 0x00 − Rd Rd ← Rd v K Rd ← Rd • (0xFF - K) Rd ← Rd + 1 Rd ← Rd − 1 Rd ← Rd • Rd Rd ← Rd ⊕ Rd</td><td>Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V</td><td>1 1 1</td></t<>	Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← 0x00 − Rd Rd ← Rd v K Rd ← Rd • (0xFF - K) Rd ← Rd + 1 Rd ← Rd − 1 Rd ← Rd • Rd Rd ← Rd ⊕ Rd	Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1
SBR Rd,K CBR Rd,K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULS Rd, Rr MULS Rd, Rr FMUL Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k JMP k RCALL k ICALL k ICALL k RET RET CPSE Rd,Rr CPC Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBIS P, b BRBS s, k BREQ k	Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	Rd ← Rd v K Rd ← Rd • (0xFF - K) Rd ← Rd + 1 Rd ← Rd − 1 Rd ← Rd • Rd Rd ← Rd ⊕ Rd	Z,N,V Z,N,V Z,N,V Z,N,V	1
CBR Rd,K INC Rd DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMUL Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FRANCH INSTRUCTIONS Rd, Rr <t< td=""><td>Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned</td><td>$Rd \leftarrow Rd \bullet (0xFF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$</td><td>Z,N,V Z,N,V Z,N,V</td><td>1</td></t<>	Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd \bullet (0xFF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$	Z,N,V Z,N,V Z,N,V	1
INC	Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	+
DEC Rd TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP JJMP k JJMP k RCALL k ICALL k RET RET RETI CP CP Rd,Rr CP Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIS P, b BRBS s, k BREQ k	Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$	Z,N,V	
TST Rd CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k IJMP k IJMP k ICALL k ICALL k RET RETI CPSE Rd, Rr CPC Rd, Rr CPC Rd, Rr CPC Rd, Rr CPI Rd, K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS S, k BRBC S, k BRBC S, k BRBC S, k BREC Rd	Test for Zero or Minus Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$		1
CLR Rd SER Rd MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k IJMP k IJMP k ICALL k ICALL k RET RETI CPSE Rd,Rr CPC Rd,Rr CPC Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS S, k BRBC S, k BRBC S, k BREQ k	Clear Register Set Register Multiply Unsigned	$Rd \leftarrow Rd \oplus Rd$	I Z INI V	1
SER Rd MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr MULSU Rd, Rr FMUL Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP JMP k JMP k ICALL k ICALL k RET RET CPSE Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BREQ k	Set Register Multiply Unsigned			1
MUL Rd, Rr MULS Rd, Rr MULSU Rd, Rr MULSU Rd, Rr FMUL Rd, Rr FMULSU Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP IJMP k IJMP K ICALL k ICALL k RET RET CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BREQ k	Multiply Unsigned	Ra ← UXFF	Z,N,V	1
MULS Rd, Rr MULSU Rd, Rr MULSU Rd, Rr FMUL Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP BJMP k IJMP JMP JMP K ICALL k ICALL k RET RG,Rr CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BREQ k	., .		None	1
MULSU Rd, Rr FMUL Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k IJMP JMP JMP k ICALL k ICALL k RET RG,Rr CPSE Rd,Rr CPC Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBIC P, b SBIS P, b SBBS s, k BRBC s, k BREQ k	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
FMUL Rd, Rr FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k JJMP k JGALL k ICALL k CALL k RET RET RETI CP CPSE Rd,Rr CPC Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBIS P, b SBIS P, b BRBS s, k BRBC s, k BREQ k		R1:R0 ← Rd x Rr	Z,C	2
FMULS Rd, Rr FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP IJMP k JMP k JMP k ICALL k ICALL k RET RET RETI CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMULSU Rd, Rr BRANCH INSTRUCTIONS RJMP k JMP k JMP k JMP k RCALL k ICALL c CALL k RET RET CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
BRANCH INSTRUCTIONS RJMP k IJMP k JMP k JMP k JMP k RCALL k ICALL k RET RET RET RD CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Fractional Multiply Signed	R1:R0 ¬ (Rd x Rr) << 1	Z,C	2
RJMP	Fractional Multiply Signed with Unsigned	R1:R0 ¬ (Rd x Rr) << 1	Z,C	2
JMP		1		
JMP k RCALL k ICALL k CALL k RET RET CPSE Rd,Rr CP Rd,Rr CPC Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b SBBS s, k BRBC s, k BREQ k	Relative Jump	PC ← PC + k + 1	None	2
RCALL k ICALL k CALL k RET RET CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Indirect Jump to (Z)	PC ← Z	None	2
ICALL	Direct Jump	PC ← k	None	3
CALL k RET RETI CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Relative Subroutine Call	PC ← PC + k + 1	None	3
RET RETI CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RETI CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Direct Subroutine Call	$PC \leftarrow k$	None	4
CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Subroutine Return	PC ← STACK	None	4
CP Rd,Rr CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Interrupt Return	PC ← STACK	1	4
CPC Rd,Rr CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CPI Rd,K SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Compare	Rd – Rr	Z, N,V,C,H	1
SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b BBBS s, k BRBC s, k BREQ k	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
SBRS Rr, b SBIC P, b SBIS P, b BBBS s, k BRBC s, k BREQ k	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBIC P, b SBIS P, b BRBS s, k BRBC s, k BREQ k	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS P, b BRBS s, k BRBC s, k BREQ k	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIS P, b BRBS s, k BRBC s, k BREQ k	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
BRBS s, k BRBC s, k BREQ k	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
BRBC s, k BREQ k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BREQ k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$	None	1/2
	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE k	Branch if Not Equal	if (Z = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRCS k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC k	Branch if Carry Set Branch if Carry Cleared	if (C = 1) then PC \leftarrow PC + k + 1 if (C = 0) then PC \leftarrow PC + k + 1		1/2
BRSH k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1 if (C = 0) then PC \leftarrow PC + k + 1	None None	1/2
		<u> </u>		
BRLO k BRMI k		if (C = 1) then PC ← PC + k + 1	None	1/2
	Branch if Lower	if (N = 1) then PC ← PC + k + 1	None	
BRPL k	Branch if Lower Branch if Minus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE k	Branch if Lower Branch if Minus Branch if Plus	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed		None	1/2
BRHC k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTS k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	if (H = 1) then PC \leftarrow PC + k + 1 if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTC k BRVS k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST I		Dianom micrope Dioabiod	II (1 = 0) alciti 0 \ 1 \ 0 \ I K I I	140110	1/2
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	I ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER IN	NSTRUCTIONS			,	
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
		Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	Y+, Rr	 	V . V . 1 (V) . D.		^
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
ST STD	- Y, Rr Y+q,Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None None	2
ST STD ST	- Y, Rr Y+q,Rr Z, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect	$(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$	None None None	2 2
ST STD ST ST	- Y, Rr Y+q,Rr Z, Rr Z+, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc.	$(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None None None	2 2 2
ST STD ST ST ST	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$(Y+q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z+1$ $Z \leftarrow Z-1, (Z) \leftarrow Rr$	None None None None	2 2 2 2
ST STD ST ST ST ST	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement	$(Y+q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z+1$ $Z \leftarrow Z-1, (Z) \leftarrow Rr$ $(Z+q) \leftarrow Rr$	None None None None None None None	2 2 2 2 2 2
ST	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM	$\begin{aligned} &(Y+q) \leftarrow Rr \\ &(Z) \leftarrow Rr \\ &(Z) \leftarrow Rr, Z \leftarrow Z+1 \\ &Z \leftarrow Z-1, (Z) \leftarrow Rr \\ &(Z+q) \leftarrow Rr \\ &(k) \leftarrow Rr \end{aligned}$	None None None None None None None None	2 2 2 2 2 2 2
ST STD ST ST ST STD STS LPM	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$ $(k) \leftarrow Rr$ $R0 \leftarrow (Z)$	None None None None None None None None	2 2 2 2 2 2 2 2 3
ST STD ST ST ST ST ST STD STS LPM LPM	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory	$(Y+q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z+1$ $Z \leftarrow Z-1, (Z) \leftarrow Rr$ $(Z+q) \leftarrow Rr$ $(k) \leftarrow Rr$ $R0 \leftarrow (Z)$ $Rd \leftarrow (Z)$	None None None None None None None None	2 2 2 2 2 2 2 2 3 3
ST STD ST ST ST ST ST STD STS LPM LPM LPM	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc	$ \begin{array}{l} (Y+q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z+1 \\ Z \leftarrow Z-1, (Z) \leftarrow Rr \\ (Z+q) \leftarrow Rr \\ (k) \leftarrow Rr \\ R0 \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ \end{array} $	None None None None None None None None	2 2 2 2 2 2 2 2 3 3 3
ST STD ST ST ST ST ST STD STS LPM LPM LPM SPM	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr Rd, Z Rd, Z+	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc Store Program Memory	$ \begin{array}{l} (Y+q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z+1 \\ Z \leftarrow Z-1, (Z) \leftarrow Rr \\ (Z+q) \leftarrow Rr \\ (k) \leftarrow Rr \\ R0 \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ (Z) \leftarrow R1:R0 \\ \end{array} $	None None None None None None None None	2 2 2 2 2 2 2 2 3 3 3
ST STD ST ST ST ST ST LPM LPM LPM	- Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc	$ \begin{array}{l} (Y+q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z+1 \\ Z \leftarrow Z-1, (Z) \leftarrow Rr \\ (Z+q) \leftarrow Rr \\ (k) \leftarrow Rr \\ R0 \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ \end{array} $	None None None None None None None None	2 2 2 2 2 2 2 3 3 3



Mnemonics	Operands	Description	Operation	Flags	#Clocks
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A



Ordering Information

9.1 ATmega165A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
16	1.8 - 5.5V	ATmega165A-AU ATmega165A-AUR ⁽⁴⁾ ATmega165A-MU ATmega165A-MUR ⁽⁴⁾ ATmega165A-MCH ATmega165A-MCHR ⁽⁴⁾	64A 64A 64M1 64M1 64MC 64MC	Industrial (-40°C to 85°C)
		ATmega165A-AN ATmega165A-ANR ⁽⁴⁾ ATmega165A-MN ATmega165A-MNR ⁽⁴⁾	64A 64A 64M1 64M1	Extended (-40°C to 105°C) ⁽⁵⁾

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC}, see Figure 28-1 on page 326.
 - 4. Tape & Reel
 - 5. See Appendix A ATmega165A/165PA/325P/3250P specification at 105°C

	Package Type					
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)					
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)					
64MC	64-lead (2-row Staggered), 7 x 7 x 1.0 mm body, 4.0 x 4.0mm Exposed Pad, Quad Flat No-Lead Package (QFN)					



9.2 ATmega165PA

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
16	1.8 - 5.5V	ATmega165PA-AU ATmega165PA-AUR ⁽⁴⁾ ATmega165PA-MU ATmega165PA-MUR ⁽⁴⁾ ATmega165PA-MCH ATmega165PA-MCHR ⁽⁴⁾	64A 64A 64M1 64M1 64MC 64MC	Industrial (-40°C to 85°C)
		ATmega165PA-AN ATmega165PA-ANR ⁽⁴⁾ ATmega165PA-MN ATmega165PA-MNR ⁽⁴⁾	64A 64A 64M1 64M1	Extended (-40°C to 105°C) ⁽⁵⁾

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC}, see Figure 28-1 on page 326.
 - 4. Tape & Reel.
 - 5. See Appendix A ATmega165A/165PA/325P/3250P specification at 105°C.

	Package Type
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
64MC	64-lead (2-row Staggered), 7 x 7 x 1.0mm body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No-Lead Package (QFN)



9.3 ATmega325A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega325A-AU ATmega325A-AUR ⁽⁴⁾ ATmega325A-MU ATmega325A-MUR ⁽⁴⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
 - 4. Tape & Reel

Package Type		
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)	
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	



9.4 ATmega325PA

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.5 - 5.5V	ATmega325PA-AU ATmega325PA-AUR ⁽⁴⁾ ATmega325PA-MU ATmega325PA-MUR ⁽⁴⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
 - 4. Tape & Reel

	Package Type			
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)			
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)			



9.5 ATmega3250A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.5 - 5.5V	ATmega3250A-AU ATmega3250A-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
 - 4. Tape & Reel

Package Type		
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	



9.6 ATmega3250PA

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.5 - 5.5V	ATmega3250PA-AU ATmega3250PA-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
 - 4. Tape & Reel

Package Type		
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	



9.7 ATmega645A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega645A-AU ATmega645A-AUR ⁽⁴⁾ ATmega645A-MU ATmega645A-MUR ⁽⁴⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
 - 4. Tape & Reel

Package Type		
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)	
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	



9.8 ATmega645P

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega645P-AU ATmega645P-AUR ⁽⁴⁾ ATmega645P-MU ATmega645P-MUR ⁽⁴⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
 - 4. Tape & Reel

	Package Type			
64/	Α	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)		
641	M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)		



9.9 ATmega6450A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega6450A-AU ATmega6450A-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)

Notes

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
- 4. Tape & Reel

Package Type		
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	



9.10 ATmega6450P

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega6450P-AU ATmega6450P-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)


- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 326.
 - 4. Tape & Reel


Package Type		
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	



10. Packaging Information

10.1 64A





COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	_	0.45	
С	0.09	-	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

Notes:


- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

2010-10-20

		DRAWING NO.	REV.
2325 Orchard Parkw San Jose, CA 9513	' I 64Δ 64-lead 14 v 14 mm Body Size 1 () mm Body Thickness	64A	С





10.2 64M1






10.3 64MC







COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.18	0.23	0.28	
С		0.20 REF		
D	6.90	7.00	7.10	
D2	3.95	4.00	4.05	
E	6.90	7.00	7.10	
E2	3.95	4.00	4.05	
eT	_	0.65	_	
eR	-	0.65	_	
K	0.20	-	_	(REF)
L	0.35	0.40	0.45	
у	0.00	_	0.075	

10/3/07

Package Drawing Contact: packagedrawings@atmel.com

Note: 1. The terminal #1 ID is a Laser-marked Feature.


64MC, 64QFN (2-Row Staggered), 7 x 7 x 1.00 mm Body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No Lead Package

GPC DRAWING NO. REV.

ZXC 64MC A



10.4 100A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
E	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

2010-10-20

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.08 mm maximum.

4lmei	2325 Orchard Parkway
AIIIIEL	2325 Orchard Parkway San Jose, CA 95131

100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
100A	D



11. Errata

11.1 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. G

No known errata.

11.2 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. A to F

Not sampled.



12. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

12.1 8285D - 06/11

1. Removed "Preliminary" from the front page.

12.2 8285C - 06/11

- Updated "Signature Bytes" on page 288. A, P and PA devices have different signature (0x002) bytes.
- 2. Updated "DC Characteristics" on page 319 for all devices.

12.3 8285B - 03/11

- 1. Updated the datasheet according to the Atmel new Brand Style Guide
- 2. Updated "Signature Bytes", Table 27.3 on page 288.
- Updated the power supply voltage (1.5 5.5V) for all devices in "Ordering Information" on page 17.
- 4. Added "Ordering Information" for Extended Temperature (-40°C to 105°C)

12.4 8285A - 09/10

- 1. Initial revision (Based on the ATmega165P/325P/3250P/645/6450/V).
- 2. Changes done compared to ATmega165P/325P/3250P/645/6450/V datasheet:
 - New EIMSK and EIFR register overview
 - New graphics in "Typical Characteristics" on page 334.
 - Ordering Information includes Tape & Reel
 - New "Ordering Information" on page 17.
 - QTouch Library Support Features





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311 **Fax**: (+1)(408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100

Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY

Tel: (+49) 89-31970-0 **Fax**: (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

JAPAN

Tel: (+81)(3) 3523-3551 **Fax**: (+81)(3) 3523-7581

© 2011 Atmel Corporation. All rights reserved.

Atmel[®], Atmel logo and combinations thereof, AVR[®], QTouch[®], QMatrix[®], AVR Studio[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Windows[®] and others are registered trademarks of Microsoft Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.