## 0 Microchip

# PIC24FJ256GB110 Family Data Sheet 

 64/80/100-Pin, 16-Bit Flash Microcontrollers with USB On-The-Go (OTG)
## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC ${ }^{32}$ logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.
© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
P. Printed on recycled paper.

[^0]
## QUALITY MANAGEMENT SYSTEM <br> CERTIFIED BY DNV ISO/TS 16949:2002

## 64/80/100-Pin, 16-Bit Flash Microcontrollers with USB On-The-Go (OTG)

## Power Management:

- On-Chip 2.5V Voltage Regulator
- Switch between Clock Sources in Real Time
- Idle, Sleep and Doze modes with Fast Wake-up and Two-Speed Start-up
- Run mode: $1 \mathrm{~mA} / \mathrm{MIPS}, 2.0 \mathrm{~V}$ Typical
- Sleep mode Current Down to 100 nA Typical
- Standby Current with 32 kHz Oscillator: $2.5 \mu \mathrm{~A}$, 2.0V typical


## Universal Serial Bus Features:

- USB v2.0 On-The-Go (OTG) Compliant
- Dual Role Capable - can act as either Host or Peripheral
- Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s) USB Operation in Host mode
- Full-Speed USB Operation in Device mode
- High-Precision PLL for USB
- Internal Voltage Boost Assist for USB Bus Voltage Generation
- Interface for Off-Chip Charge Pump for USB Bus Voltage Generation
- Supports up to 32 Endpoints ( 16 bidirectional):
- USB Module can use any RAM location on the device as USB endpoint buffers
- On-Chip USB Transceiver with On-Chip Voltage Regulator
- Interface for Off-Chip USB Transceiver
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- On-Chip Pull-up and Pull-Down Resistors


## High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation at 32 MHz
- 8 MHz Internal Oscillator
- 17-Bit x 17-Bit Single-Cycle Hardware Multiplier
- 32-Bit by 16-Bit Hardware Divider
- $16 \times 16$-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture with Flexible Addressing modes
- Linear Program Memory Addressing, Up to 12 Mbytes
- Linear Data Memory Addressing, Up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory


## Analog Features:

- 10-Bit, Up to 16-Channel Analog-to-Digital (A/D) Converter at 500 ksps :
- Conversions available in Sleep mode
- Three Analog Comparators with Programmable Input/ Output Configuration
- Charge Time Measurement Unit (CTMU)

| Device | $\underset{\sim}{\infty}$ |  |  | Remappable Peripherals |  |  |  |  |  | $\begin{aligned} & \text { E } \\ & \text { Cu } \\ & \end{aligned}$ |  | 000000000 | $\begin{aligned} & \mathbf{0} \\ & \mathbf{N} \\ & \frac{\mathbf{N}}{\mathbf{N}} \\ & \mathbf{N}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { ソ } \\ & \stackrel{\boxed{1}}{ } \end{aligned}$ | $\sum_{\bar{U}}^{J}$ | $\begin{aligned} & \text { O } \\ & \text { O } \\ & \text { O } \\ & \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\stackrel{@}{\stackrel{\circ}{4}}$ | $\overline{\bar{\omega}}$ |  |  |  |  |  |  |  |
| PIC24FJ64GB106 | 64 | 64K | 16K | 29 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ128GB106 | 64 | 128K | 16K | 29 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ192GB106 | 64 | 192K | 16K | 29 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ256GB106 | 64 | 256K | 16K | 29 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ64GB108 | 80 | 64K | 16K | 40 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ128GB108 | 80 | 128K | 16K | 40 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ192GB108 | 80 | 192K | 16K | 40 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ256GB108 | 80 | 256K | 16K | 40 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ64GB110 | 100 | 64K | 16K | 44 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ128GB110 | 100 | 128K | 16K | 44 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ192GB110 | 100 | 192K | 16K | 44 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |
| PIC24FJ256GB110 | 100 | 256K | 16K | 44 | 5 | 9 | 9 | 4 | 3 | 3 | 16 | 3 | Y | Y | Y | Y |

## PIC24FJ256GB110 FAMILY

## Peripheral Features:

- Peripheral Pin Select:
- Allows independent I/O mapping of many peripherals at run time
- Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
- Up to 44 available pins (100-pin devices)
- Three 3-Wire/4-Wire SPI modules (supports 4 Frame modes) with 8-Level FIFO Buffer
- Three $I^{2} \mathrm{C}^{\mathrm{TM}}$ modules support Multi-Master/Slave modes and 7 -Bit/10-Bit Addressing
- Four UART modules:
- Supports RS-485, RS-232, LIN/J6202 protocols and $\operatorname{IrDA}{ }^{\circledR}$
- On-chip hardware encoder/decoder for IrDA
- Auto-wake-up and Auto-Baud Detect (ABD)
- 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable Prescaler
- Nine 16-Bit Capture Inputs, each with a Dedicated Time Base
- Nine 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- 8-Bit Parallel Master Port (PMP/PSP):
- Up to 16 address pins
- Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
- Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC) Generator
- Up to 5 External Interrupt Sources


## Special Microcontroller Features:

- Operating Voltage Range of 2.0 V to 3.6 V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- Configurable Open-Drain Outputs on Digital I/O
- High-Current Sink/Source ( $18 \mathrm{~mA} / 18 \mathrm{~mA}$ ) on all I/O
- Selectable Power Management modes:
- Sleep, Idle and Doze modes with fast wake-up
- Fail-Safe Clock Monitor Operation:
- Detects clock failure and switches to on-chip, low-power RC oscillator
- On-Chip LDO Regulator
- Power-on Reset (POR), Power-up Timer (PWRT), Low-Voltage Detect (LVD) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip. Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan and Programming Support
- Brown-out Reset (BOR)
- Flash Program Memory:
- 10,000 erase/write cycle endurance (minimum)
- 20-year data retention minimum
- Selectable write protection boundary
- Write protection option for Flash Configuration Words


## Pin Diagram (64-Pin TQFP)



[^1]
## Pin Diagram (80-Pin TQFP)



Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select feature.

## Pin Diagram (100-Pin TQFP)



Legend: $\quad$ RPn and RPIn represent remappable pins for Peripheral Pin Select feature.

## PIC24FJ256GB110 FAMILY

## Table of Contents

1.0 Device Overview ..... 9
2.0 CPU ..... 25
3.0 Memory Organization ..... 31
4.0 Flash Program Memory ..... 55
5.0 Resets ..... 61
6.0 Interrupt Controller ..... 67
7.0 Oscillator Configuration ..... 109
8.0 Power-Saving Features ..... 119
9.0 I/O Ports ..... 121
10.0 Timer1 ..... 147
11.0 Timer2/3 and Timer4/5 ..... 149
12.0 Input Capture with Dedicated Timers ..... 155
13.0 Output Compare with Dedicated Timers ..... 159
14.0 Serial Peripheral Interface (SPI) ..... 169
15.0 Inter-Integrated Circuit ( $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ ) ..... 179
16.0 Universal Asynchronous Receiver Transmitter (UART) ..... 187
17.0 Universal Serial Bus with On-The-Go Support (USB OTG) ..... 195
18.0 Parallel Master Port (PMP) ..... 225
19.0 Real-Time Clock and Calendar (RTCC) ..... 235
20.0 Programmable Cyclic Redundancy Check (CRC) Generator ..... 245
21.0 10-bit High-Speed A/D Converter ..... 249
22.0 Triple Comparator Module. ..... 259
23.0 Comparator Voltage Reference. ..... 263
24.0 Charge Time Measurement Unit (CTMU) ..... 265
25.0 Special Features ..... 269
26.0 Development Support ..... 281
27.0 Instruction Set Summary ..... 285
28.0 Electrical Characteristics ..... 293
29.0 Packaging Information ..... 307
Appendix A: Revision History ..... 317
Index ..... 319
The Microchip Web Site ..... 323
Customer Change Notification Service ..... 323
Customer Support ..... 323
Reader Response ..... 324
Product Identification System ..... 325

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

## PIC24FJ256GB110 FAMILY

NOTES:

### 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ64GB106
- PIC24FJ192GB108
- PIC24FJ128GB106
- PIC24FJ256GB108
- PIC24FJ192GB106
- PIC24FJ64GB110
- PIC24FJ256GB106 • PIC24FJ128GB110
- PIC24FJ64GB108 • PIC24FJ192GB110
- PIC24FJ128GB108
- PIC24FJ256GB110

This expands on the existing line of Microchip's 16-bit microcontrollers, combining an expanded peripheral feature set and enhanced computational performance with a new connectivity option: USB On-The-Go. The PIC24FJ256GB110 family provides a new platform for high-performance USB applications which may need more than an 8-bit platform, but don't require the power of a digital signal processor.

### 1.1 Core Features

### 1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16 -bit modified Harvard architecture, first introduced with Microchip's dsPIC ${ }^{\circledR}$ digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16 -element working register array with built-in software stack support
- A $17 \times 17$ hardware multiplier with support for integer math
- Hardware support for 32 by 16 -bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages such as ' $C$ '
- Operational performance up to 16 MIPS


### 1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ256GB110 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- On-the-Fly Clock Switching: The device clock can be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.
- Doze Mode Operation: When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.


### 1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ256GB110 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz .
- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes and the FRC oscillator, which allows clock speeds of up to 32 MHz .
- A separate internal RC oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.
The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.


### 1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger, or even in jumping from 64-pin to 100 -pin devices.
The PIC24F family is pin-compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

### 1.2 USB On-The-Go

With the PIC24FJ256GB110 family of devices, Microchip introduces USB On-The-Go functionality on a single chip to its product line. This new module provides on-chip functionality as a target device compatible with the USB 2.0 standard, as well as limited stand-alone functionality as a USB embedded host. By implementing USB Host Negotiation Protocol (HNP), the module can also dynamically switch between device and host operation, allowing for a much wider range of versatile USB-enabled applications on a microcontroller platform.
In addition to USB host functionality, PIC24FJ256GB110 family devices provide a true single-chip USB solution, including an on-chip transceiver and voltage regulator, and a voltage boost generator for sourcing bus power during host operations.

### 1.3 Other Special Features

- Peripheral Pin Select: The peripheral pin select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the $1 / O$ pins.
- Communications: The PIC24FJ256GB110 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are three independent $I^{2} C$ modules that support both Master and Slave modes of operation. Devices also have, through the peripheral pin select feature, four independent UARTs with built-in IrDA encoder/decoders and three SPI modules.
- Analog Features: All members of the PIC24FJ256GB110 family include a 10-bit A/D Converter module and a triple comparator module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- CTMU Interface: In addition to their other analog features, members of the PIC24FJ256GB110 family include the brand new CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.
- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.


### 1.4 Details on Individual Family Members

Devices in the PIC24FJ256GB110 family are available in $64-$ pin, $80-$ pin and $100-$ pin packages. The general block diagram for all devices is shown in Figure 1-1.
The devices are differentiated from each other in four ways:

1. Flash program memory ( 64 Kbytes for PIC24FJ64GB1 devices, 128 Kbytes for PIC24FJ128GB1 devices, 192 Kbytes for PIC24FJ192GB1 devices and 256 Kbytes for PIC24FJ256GB1 devices).
2. Available I/O pins and ports ( 51 pins on 6 ports for 64-pin devices, 65 pins on 7 ports for 80-pin devices and 83 pins on 7 ports for 100-pin devices).
3. Available Interrupt-on-Change Notification (ICN) inputs (49 on 64-pin devices, 63 on 80 -pin devices, and 81 on 100-pin devices).
4. Available remappable pins (29 pins on 64-pin devices, 40 pins on 80 -pin devices and 44 pins on 100-pin devices)
All other features for devices in this family are identical. These are summarized in Table 1-1.
A list of the pin features available on the PIC24FJ256GB110 family devices, sorted by function, is shown in Table 1-4. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ256GB110 FAMILY: 64-PIN DEVICES

| Features | 64GB106 | 128GB106 | 192GB106 | 256GB106 |
| :---: | :---: | :---: | :---: | :---: |
| Operating Frequency | DC-32 MHz |  |  |  |
| Program Memory (bytes) | 64K | 128K | 192K | 256K |
| Program Memory (instructions) | 22,016 | 44,032 | 67,072 | 87,552 |
| Data Memory (bytes) | 16,384 |  |  |  |
| Interrupt Sources (soft vectors/NMI traps) | 66 (62/4) |  |  |  |
| I/O Ports | Ports B, C, D, E, F, G |  |  |  |
| Total I/O Pins | 51 |  |  |  |
| Remappable Pins | 29 (28 I/O, 1 Input only) |  |  |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |  |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |  |  |
| Input Capture Channels | $9^{(1)}$ |  |  |  |
| Output Compare/PWM Channels | $9^{(1)}$ |  |  |  |
| Input Change Notification Interrupt | 49 |  |  |  |
| Serial Communications: UART | $4^{(1)}$ |  |  |  |
| SPI (3-wire/4-wire) | $3^{(1)}$ |  |  |  |
| $\mathrm{I}^{2} \mathrm{C}^{\text {™ }}$ | 3 |  |  |  |
| Parallel Communications (PMP/PSP) | Yes |  |  |  |
| JTAG Boundary Scan/Programming | Yes |  |  |  |
| 10-Bit Analog-to-Digital Module (input channels) | 16 |  |  |  |
| Analog Comparators | 3 |  |  |  |
| CTMU Interface | Yes |  |  |  |
| Resets (and delays) | POR, BOR, RESET Instruction, $\overline{M C L R}$, WDT; Illegal Opcode, Repeat Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock) |  |  |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |  |  |
| Packages | 64-Pin TQFP |  |  |  |

Note 1: Peripherals are accessible through remappable pins.

## PIC24FJ256GB110 FAMILY

TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ256GB110 FAMILY: 80-PIN DEVICES

| Features | 64GB108 | 128GB108 | 192GB108 | 256GB108 |
| :---: | :---: | :---: | :---: | :---: |
| Operating Frequency | DC - 32 MHz |  |  |  |
| Program Memory (bytes) | 64K | 128 K | 192K | 256K |
| Program Memory (instructions) | 22,016 | 44,032 | 67,072 | 87,552 |
| Data Memory (bytes) | 16,384 |  |  |  |
| Interrupt Sources (soft vectors/NMI traps) | 66 (62/4) |  |  |  |
| I/O Ports | Ports A, B, C, D, E, F, G |  |  |  |
| Total I/O Pins | 65 |  |  |  |
| Remappable Pins | 40 (31 I/O, 9 Input only) |  |  |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |  |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |  |  |
| Input Capture Channels | $9^{(1)}$ |  |  |  |
| Output Compare/PWM Channels | $9^{(1)}$ |  |  |  |
| Input Change Notification Interrupt | 63 |  |  |  |
| Serial Communications: UART | $4^{(1)}$ |  |  |  |
| SPI (3-wire/4-wire) | $3^{(1)}$ |  |  |  |
| $1^{2} \mathrm{C}^{\text {TM }}$ | 3 |  |  |  |
| Parallel Communications (PMP/PSP) | Yes |  |  |  |
| JTAG Boundary Scan/Programming | Yes |  |  |  |
| 10-Bit Analog-to-Digital Module (input channels) | 16 |  |  |  |
| Analog Comparators | 3 |  |  |  |
| CTMU Interface | Yes |  |  |  |
| Resets (and delays) | POR, BOR, RESET Instruction, $\overline{\text { MCLR, WDT; Illegal Opcode, }}$ Repeat Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock) |  |  |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |  |  |
| Packages | 80-Pin TQFP |  |  |  |

Note 1: Peripherals are accessible through remappable pins.

TABLE 1-3: DEVICE FEATURES FOR THE PIC24FJ256GB110 FAMILY: 100-PIN DEVICES

| Features | 64GB110 | 128GB110 | 192GB110 | 256GB110 |
| :---: | :---: | :---: | :---: | :---: |
| Operating Frequency | DC - 32 MHz |  |  |  |
| Program Memory (bytes) | 64K | 128K | 192K | 256K |
| Program Memory (instructions) | 22,016 | 44,032 | 67,072 | 87,552 |
| Data Memory (bytes) | 16,384 |  |  |  |
| Interrupt Sources (soft vectors/NMI traps) | 66 (62/4) |  |  |  |
| I/O Ports | Ports A, B, C, D, E, F, G |  |  |  |
| Total I/O Pins | 83 |  |  |  |
| Remappable Pins | 44 (32 I/O, 12 Input only) |  |  |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |  |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |  |  |
| Input Capture Channels | $9^{(1)}$ |  |  |  |
| Output Compare/PWM Channels | $9^{(1)}$ |  |  |  |
| Input Change Notification Interrupt | 81 |  |  |  |
| Serial Communications: UART | $4^{(1)}$ |  |  |  |
| SPI (3-wire/4-wire) | $3^{(1)}$ |  |  |  |
| $\mathrm{I}^{2} \mathrm{C}^{\text {™ }}$ | 3 |  |  |  |
| Parallel Communications (PMP/PSP) | Yes |  |  |  |
| JTAG Boundary Scan/Programming | Yes |  |  |  |
| 10-Bit Analog-to-Digital Module (input channels) | 16 |  |  |  |
| Analog Comparators | 3 |  |  |  |
| CTMU Interface | Yes |  |  |  |
| Resets (and delays) | POR, BOR, RESET Instruction, $\overline{M C L R}$, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock) |  |  |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |  |  |
| Packages | 100-Pin TQFP |  |  |  |

Note 1: Peripherals are accessible through remappable pins.

FIGURE 1-1: PIC24FJ256GB110 FAMILY GENERAL BLOCK DIAGRAM


TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS

| Function | Pin Number |  |  | I/O | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 100-Pin } \\ & \text { TQFP } \end{aligned}$ |  |  |  |
| AN0 | 16 | 20 | 25 | 1 | ANA | A/D Analog Inputs. |
| AN1 | 15 | 19 | 24 | I | ANA |  |
| AN2 | 14 | 18 | 23 | I | ANA |  |
| AN3 | 13 | 17 | 22 | 1 | ANA |  |
| AN4 | 12 | 16 | 21 | 1 | ANA |  |
| AN5 | 11 | 15 | 20 | I | ANA |  |
| AN6 | 17 | 21 | 26 | 1 | ANA |  |
| AN7 | 18 | 22 | 27 | 1 | ANA |  |
| AN8 | 21 | 27 | 32 | 1 | ANA |  |
| AN9 | 22 | 28 | 33 | I | ANA |  |
| AN10 | 23 | 29 | 34 | 1 | ANA |  |
| AN11 | 24 | 30 | 35 | 1 | ANA |  |
| AN12 | 27 | 33 | 41 | 1 | ANA |  |
| AN13 | 28 | 34 | 42 | 1 | ANA |  |
| AN14 | 29 | 35 | 43 | 1 | ANA |  |
| AN15 | 30 | 36 | 44 | 1 | ANA |  |
| AVDD | 19 | 25 | 30 | P | - | Positive Supply for Analog modules. |
| AVss | 20 | 26 | 31 | P | - | Ground Reference for Analog modules. |
| C1INA | 11 | 15 | 20 | I | ANA | Comparator 1 Input A. |
| C1INB | 12 | 16 | 21 | 1 | ANA | Comparator 1 Input B. |
| C1INC | 5 | 7 | 11 | 1 | ANA | Comparator 1 Input C. |
| C1IND | 4 | 6 | 10 | 1 | ANA | Comparator 1 Input D. |
| C2INA | 13 | 17 | 22 | 1 | ANA | Comparator 2 Input A. |
| C2INB | 14 | 18 | 23 | 1 | ANA | Comparator 2 Input B. |
| C2INC | 8 | 10 | 14 | 1 | ANA | Comparator 2 Input C. |
| C2IND | 6 | 8 | 12 | I | ANA | Comparator 2 Input D. |
| C3INA | 55 | 69 | 84 | 1 | ANA | Comparator 3 Input A. |
| C3INB | 54 | 68 | 83 | 1 | ANA | Comparator 3 Input B. |
| C3INC | 48 | 60 | 74 | 1 | ANA | Comparator 3 Input C. |
| C3IND | 47 | 59 | 73 | 1 | ANA | Comparator 3 Input D. |
| CLKI | 39 | 49 | 63 | 1 | ANA | Main Clock Input Connection. |
| CLKO | 40 | 50 | 64 | 0 | - | System Clock Output. |

Legend: TTL = TTL input buffer
ANA = Analog level input/output

ST = Schmitt Trigger input buffer
$I^{2} C^{\text {TM }}=I^{2} \mathrm{C} /$ SMBus input buffer

## PIC24FJ256GB110 FAMILY

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Function | Pin Number |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | 100-Pin <br> TQFP |  |  |  |
| CNO | 48 | 60 | 74 | I | ST | Interrupt-on-Change Inputs. |
| CN1 | 47 | 59 | 73 | 1 | ST |  |
| CN2 | 16 | 20 | 25 | 1 | ST |  |
| CN3 | 15 | 19 | 24 | 1 | ST |  |
| CN4 | 14 | 18 | 23 | 1 | ST |  |
| CN5 | 13 | 17 | 22 | 1 | ST |  |
| CN6 | 12 | 16 | 21 | 1 | ST |  |
| CN7 | 11 | 15 | 20 | I | ST |  |
| CN8 | 4 | 6 | 10 | 1 | ST |  |
| CN9 | 5 | 7 | 11 | I | ST |  |
| CN10 | 6 | 8 | 12 | I | ST |  |
| CN11 | 8 | 10 | 14 | 1 | ST |  |
| CN12 | 30 | 36 | 44 | 1 | ST |  |
| CN13 | 52 | 66 | 81 | I | ST |  |
| CN14 | 53 | 67 | 82 | I | ST |  |
| CN15 | 54 | 68 | 83 | 1 | ST |  |
| CN16 | 55 | 69 | 84 | I | ST |  |
| CN17 | 31 | 39 | 49 | 1 | ST |  |
| CN18 | 32 | 40 | 50 | 1 | ST |  |
| CN19 | - | 65 | 80 | I | ST |  |
| CN20 | - | 37 | 47 | 1 | ST |  |
| CN21 | - | 38 | 48 | 1 | ST |  |
| CN22 | 40 | 50 | 64 | I | ST |  |
| CN23 | 39 | 49 | 63 | 1 | ST |  |
| CN24 | 17 | 21 | 26 | 1 | ST |  |
| CN25 | 18 | 22 | 27 | I | ST |  |
| CN26 | 21 | 27 | 32 | 1 | ST |  |
| CN27 | 22 | 28 | 33 | 1 | ST |  |
| CN28 | 23 | 29 | 34 | I | ST |  |
| CN29 | 24 | 30 | 35 | 1 | ST |  |
| CN30 | 27 | 33 | 41 | 1 | ST |  |
| CN31 | 28 | 34 | 42 | 1 | ST |  |
| CN32 | 29 | 35 | 43 | 1 | ST |  |
| CN33 | - | - | 17 | 1 | ST |  |
| CN34 | - | - | 38 | I | ST |  |
| CN35 | - | - | 58 | 1 | ST |  |
| CN36 | - | - | 59 | 1 | ST |  |
| CN37 | - | - | 60 | 1 | ST |  |
| CN38 | - | - | 61 | 1 | ST |  |
| CN39 | - | - | 91 | 1 | ST |  |
| CN40 | - | - | 92 | 1 | ST |  |
| CN41 | - | 23 | 28 | 1 | ST |  |
| CN42 | - | 24 | 29 | 1 | ST |  |

Legend: $\quad$ TTL = TTL input buffer
ANA = Analog level input/output

ST = Schmitt Trigger input buffer
$1^{2} C^{T M}=I^{2} \mathrm{C} /$ SMBus input buffer

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)


## PIC24FJ256GB110 FAMILY

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Function | Pin Number |  |  | I/O | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 80-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ |  |  |  |
| D+ | 37 | 47 | 57 | I/O | - | USB Differential Plus line (internal transceiver). |
| D- | 36 | 46 | 56 | I/O | - | USB Differential Minus line (internal transceiver). |
| DMH | 46 | 58 | 72 | 0 | - | D- External Pull-up Control Output. |
| DMLN | 42 | 54 | 68 | O | - | D- External Pull-down Control Output. |
| DPH | 50 | 62 | 77 | 0 | - | D+ External Pull-up Control Output. |
| DPLN | 43 | 55 | 69 | 0 | - | D+ External Pull-down Control Output. |
| ENVREG | 57 | 71 | 86 | I | ST | Voltage Regulator Enable. |
| INT0 | 46 | 58 | 72 | 1 | ST | External Interrupt Input. |
| $\overline{\mathrm{MCLR}}$ | 7 | 9 | 13 | 1 | ST | Master Clear (device Reset) Input. This line is brought low to cause a Reset. |
| OSCI | 39 | 49 | 63 | 1 | ANA | Main Oscillator Input Connection. |
| OSCO | 40 | 50 | 64 | 0 | ANA | Main Oscillator Output Connection. |
| PGEC1 | 15 | 19 | 24 | I/O | ST | In-Circuit Debugger/Emulator/ICSP ${ }^{\text {TM }}$ Programming Clock. |
| PGED1 | 16 | 20 | 25 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Data. |
| PGEC2 | 17 | 21 | 26 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Clock. |
| PGED2 | 18 | 22 | 27 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Data. |
| PGEC3 | 11 | 15 | 20 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Clock. |
| PGED3 | 12 | 16 | 21 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Data. |
| PMAO | 30 | 36 | 44 | I/O | ST | Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes). |
| PMA1 | 29 | 35 | 43 | I/O | ST | Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes). |
| PMA2 | 8 | 10 | 14 | 0 | - | Parallel Master Port Address (Demultiplexed Master modes). |
| PMA3 | 6 | 8 | 12 | 0 | - |  |
| PMA4 | 5 | 7 | 11 | 0 | - |  |
| PMA5 | 4 | 6 | 10 | 0 | - |  |
| PMA6 | 16 | 24 | 29 | 0 | - |  |
| PMA7 | 22 | 23 | 28 | 0 | - |  |
| PMA8 | 32 | 40 | 50 | 0 | - |  |
| PMA9 | 31 | 39 | 49 | 0 | - |  |
| PMA10 | 28 | 34 | 42 | 0 | - |  |
| PMA11 | 27 | 33 | 41 | 0 | - |  |
| PMA12 | 24 | 30 | 35 | 0 | - |  |
| PMA13 | 23 | 29 | 34 | 0 | - |  |
| PMCS1 | 45 | 57 | 71 | I/O | ST/TTL | Parallel Master Port Chip Select 1 Strobe/Address Bit 15. |
| PMCS2 | 44 | 56 | 70 | O | ST | Parallel Master Port Chip Select 2 Strobe/Address Bit 14. |
| PMBE | 51 | 63 | 78 | 0 | - | Parallel Master Port Byte Enable Strobe. |

Legend: TTL = TTL input buffer ANA = Analog level input/output

ST = Schmitt Trigger input buffer
$I^{2} C^{T M}=I^{2} \mathrm{C} /$ SMBus input buffer

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Function | Pin Number |  |  | I/O | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ |  |  |  |
| PMD0 | 60 | 76 | 93 | I/O | ST/TTL | Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes). |
| PMD1 | 61 | 77 | 94 | I/O | ST/TTL |  |
| PMD2 | 62 | 78 | 98 | I/O | ST/TTL |  |
| PMD3 | 63 | 79 | 99 | I/O | ST/TTL |  |
| PMD4 | 64 | 80 | 100 | I/O | ST/TTL |  |
| PMD5 | 1 | 1 | 3 | I/O | ST/TTL |  |
| PMD6 | 2 | 2 | 4 | I/O | ST/TTL |  |
| PMD7 | 3 | 3 | 5 | I/O | ST/TTL |  |
| PMRD | 53 | 67 | 82 | 0 | - | Parallel Master Port Read Strobe. |
| PMWR | 52 | 66 | 81 | 0 | - | Parallel Master Port Write Strobe. |
| RAO | - | - | 17 | 1/0 | ST | PORTA Digital I/O. |
| RA1 | - | - | 38 | I/O | ST |  |
| RA2 | - | - | 58 | I/O | ST |  |
| RA3 | - | - | 59 | I/O | ST |  |
| RA4 | - | - | 60 | I/O | ST |  |
| RA5 | - | - | 61 | I/O | ST |  |
| RA6 | - | - | 91 | I/O | ST |  |
| RA7 | - | - | 92 | 1/0 | ST |  |
| RA9 | - | 23 | 28 | I/O | ST |  |
| RA10 | - | 24 | 29 | I/O | ST |  |
| RA14 | - | 52 | 66 | 1/0 | ST |  |
| RA15 | - | 53 | 67 | I/O | ST |  |
| RB0 | 16 | 20 | 25 | I/O | ST | PORTB Digital I/O. |
| RB1 | 15 | 19 | 24 | I/O | ST |  |
| RB2 | 14 | 18 | 23 | I/O | ST |  |
| RB3 | 13 | 17 | 22 | I/O | ST |  |
| RB4 | 12 | 16 | 21 | 1/0 | ST |  |
| RB5 | 11 | 15 | 20 | I/O | ST |  |
| RB6 | 17 | 21 | 26 | I/O | ST |  |
| RB7 | 18 | 22 | 27 | I/O | ST |  |
| RB8 | 21 | 27 | 32 | I/O | ST |  |
| RB9 | 22 | 28 | 33 | 1/0 | ST |  |
| RB10 | 23 | 29 | 34 | I/O | ST |  |
| RB11 | 24 | 30 | 35 | I/O | ST |  |
| RB12 | 27 | 33 | 41 | I/O | ST |  |
| RB13 | 28 | 34 | 42 | I/O | ST |  |
| RB14 | 29 | 35 | 43 | I/O | ST |  |
| RB15 | 30 | 36 | 44 | I/O | ST |  |
| Legend: | $\begin{aligned} & \text { TTL = TTL input buffer } \\ & \text { ANA = Analog level input/output } \end{aligned}$ |  |  |  | ST = Schmitt Trigger input buffer $I^{2} C^{T M}=I^{2} \mathrm{C} /$ SMBus input buffer |  |

## PIC24FJ256GB110 FAMILY

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Function | Pin Number |  |  | I/O | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | 100-Pin TQFP |  |  |  |
| RC1 | - | 4 | 6 | I/O | ST | PORTC Digital I/O. |
| RC2 | - | - | 7 | I/O | ST |  |
| RC3 | - | 5 | 8 | I/O | ST |  |
| RC4 | - | - | 9 | I/O | ST |  |
| RC12 | 39 | 49 | 63 | I/O | ST |  |
| RC13 | 47 | 59 | 73 | I/O | ST |  |
| RC14 | 48 | 60 | 74 | I/O | ST |  |
| RC15 | 40 | 50 | 64 | I/O | ST |  |
| RCV | 18 | 22 | 27 | 1 | ST | USB Receive Input (from external transceiver). |
| RD0 | 46 | 58 | 72 | I/O | ST | PORTD Digital I/O. |
| RD1 | 49 | 61 | 76 | I/O | ST |  |
| RD2 | 50 | 62 | 77 | I/O | ST |  |
| RD3 | 51 | 63 | 78 | I/O | ST |  |
| RD4 | 52 | 66 | 81 | I/O | ST |  |
| RD5 | 53 | 67 | 82 | I/O | ST |  |
| RD6 | 54 | 68 | 83 | I/O | ST |  |
| RD7 | 55 | 69 | 84 | I/O | ST |  |
| RD8 | 42 | 54 | 68 | I/O | ST |  |
| RD9 | 43 | 55 | 69 | I/O | ST |  |
| RD10 | 44 | 56 | 70 | I/O | ST |  |
| RD11 | 45 | 57 | 71 | I/O | ST |  |
| RD12 | - | 64 | 79 | I/O | ST |  |
| RD13 | - | 65 | 80 | I/O | ST |  |
| RD14 | - | 37 | 47 | I/O | ST |  |
| RD15 | - | 38 | 48 | I/O | ST |  |
| RE0 | 60 | 76 | 93 | I/O | ST | PORTE Digital I/O. |
| RE1 | 61 | 77 | 94 | I/O | ST |  |
| RE2 | 62 | 78 | 98 | I/O | ST |  |
| RE3 | 63 | 79 | 99 | I/O | ST |  |
| RE4 | 64 | 80 | 100 | I/O | ST |  |
| RE5 | 1 | 1 | 3 | I/O | ST |  |
| RE6 | 2 | 2 | 4 | I/O | ST |  |
| RE7 | 3 | 3 | 5 | I/O | ST |  |
| RE8 | - | 13 | 18 | I/O | ST |  |
| RE9 | - | 14 | 19 | I/O | ST |  |
| REFO | 30 | 36 | 44 | 0 | - | Reference Clock Output. |

Legend: TTL = TTL input buffer
ANA = Analog level input/output

ST = Schmitt Trigger input buffer
$I^{2} C^{T M}=I^{2} \mathrm{C} /$ SMBus input buffer

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Function | Pin Number |  |  | I/O | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | 100-Pin TQFP |  |  |  |
| RF0 | 58 | 72 | 87 | 1/0 | ST | PORTF Digital I/O. |
| RF1 | 59 | 73 | 88 | 1/O | ST |  |
| RF2 | - | 42 | 52 | 1/O | ST |  |
| RF3 | 33 | 41 | 51 | 1/O | ST |  |
| RF4 | 31 | 39 | 49 | 1/0 | ST |  |
| RF5 | 32 | 40 | 50 | 1/O | ST |  |
| RF8 | - | 43 | 53 | 1/0 | ST |  |
| RF12 | - | - | 40 | 1/0 | ST |  |
| RF13 | - | - | 39 | 1/0 | ST |  |
| RG0 | - | 75 | 90 | 1/O | ST | PORTG Digital I/O. |
| RG1 | - | 74 | 89 | 1/0 | ST |  |
| RG2 | 37 | 47 | 57 | 1/0 | ST |  |
| RG3 | 36 | 46 | 56 | 1/O | ST |  |
| RG6 | 4 | 6 | 10 | 1/0 | ST |  |
| RG7 | 5 | 7 | 11 | 1/0 | ST |  |
| RG8 | 6 | 8 | 12 | 1/O | ST |  |
| RG9 | 8 | 10 | 14 | 1/0 | ST |  |
| RG12 | - | - | 96 | 1/0 | ST |  |
| RG13 | - | - | 97 | 1/O | ST |  |
| RG14 | - | - | 95 | 1/O | ST |  |
| RG15 | - | - | 1 | 1/0 | ST |  |
| RP0 | 16 | 20 | 25 | 1/0 | ST | Remappable Peripheral (input or output). |
| RP1 | 15 | 19 | 24 | 1/0 | ST |  |
| RP2 | 42 | 54 | 68 | 1/O | ST |  |
| RP3 | 44 | 56 | 70 | 1/0 | ST |  |
| RP4 | 43 | 55 | 69 | 1/0 | ST |  |
| RP5 | - | 38 | 48 | 1/0 | ST |  |
| RP6 | 17 | 21 | 26 | 1/O | ST |  |
| RP7 | 18 | 22 | 27 | 1/0 | ST |  |
| RP8 | 21 | 27 | 32 | 1/0 | ST |  |
| RP9 | 22 | 28 | 33 | 1/0 | ST |  |
| RP10 | 31 | 39 | 49 | 1/0 | ST |  |
| RP11 | 46 | 58 | 72 | 1/0 | ST |  |
| RP12 | 45 | 57 | 71 | 1/0 | ST |  |
| RP13 | 14 | 18 | 23 | 1/0 | ST |  |
| RP14 | 29 | 35 | 43 | 1/0 | ST |  |
| RP15 | - | 43 | 53 | 1/0 | ST |  |
| RP16 | 33 | 41 | 51 | 1/0 | ST |  |
| RP17 | 32 | 40 | 50 | 1/0 | ST |  |
| RP18 | 11 | 15 | 20 | 1/0 | ST |  |
| RP19 | 6 | 8 | 12 | 1/O | ST |  |
| Legend: | $\begin{aligned} & \text { TTL = TTL input buffer } \\ & \text { ANA = Analog level input/output } \end{aligned}$ |  |  |  | ST = Schmitt Trigger input buffer $I^{2} C^{\top M}=I^{2} \mathrm{C} /$ SMBus input buffer |  |

## PIC24FJ256GB110 FAMILY

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Function | Pin Number |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | 80-Pin TQFP | 100-Pin TQFP |  |  |  |
| RP20 | 53 | 67 | 82 | 1/0 | ST | Remappable Peripheral (input or output). |
| RP21 | 4 | 6 | 10 | I/O | ST |  |
| RP22 | 51 | 63 | 78 | I/O | ST |  |
| RP23 | 50 | 62 | 77 | 1/O | ST |  |
| RP24 | 49 | 61 | 76 | 1/O | ST |  |
| RP25 | 52 | 66 | 81 | 1/0 | ST |  |
| RP26 | 5 | 7 | 11 | I/O | ST |  |
| RP27 | 8 | 10 | 14 | I/O | ST |  |
| RP28 | 12 | 16 | 21 | 1/0 | ST |  |
| RP29 | 30 | 36 | 44 | 1/0 | ST |  |
| RP30 | - | 42 | 52 | 1/O | ST |  |
| RP31 | - | - | 39 | 1/0 | ST |  |
| RPI32 | - | - | 40 | 1 | ST | Remappable Peripheral (input only). |
| RPI33 | - | 13 | 18 | I | ST |  |
| RPI34 | - | 14 | 19 | 1 | ST |  |
| RPI35 | - | 53 | 67 | 1 | ST |  |
| RPI36 | - | 52 | 66 | I | ST |  |
| RPI37 | 48 | 60 | 74 | 1 | ST |  |
| RPI38 | - | 4 | 6 | 1 | ST |  |
| RPI39 | - | - | 7 | 1 | ST |  |
| RPI40 | - | 5 | 8 | 1 | ST |  |
| RPI41 | - | - | 9 | 1 | ST |  |
| RPI42 | - | 64 | 79 | 1 | ST |  |
| RPI43 | - | 37 | 47 | 1 | ST |  |
| RTCC | 42 | 54 | 68 | 0 | - | Real-Time Clock Alarm/Seconds Pulse Output. |
| SCL1 | 44 | 56 | 66 | 1/0 | $1^{2} \mathrm{C}$ | I2C1 Synchronous Serial Clock Input/Output. |
| SCL2 | 32 | 52 | 58 | 1/0 | $1^{2} \mathrm{C}$ | I2C2 Synchronous Serial Clock Input/Output. |
| SCL3 | 2 | 2 | 4 | 1/0 | $1^{2} \mathrm{C}$ | I2C3 Synchronous Serial Clock Input/Output. |
| SDA1 | 43 | 55 | 67 | 1/0 | $1^{2} \mathrm{C}$ | I2C1 Data Input/Output. |
| SDA2 | 31 | 53 | 59 | 1/O | $\mathrm{I}^{2} \mathrm{C}$ | 12C2 Data Input/Output. |
| SDA3 | 3 | 3 | 5 | 1/0 | $1^{2} \mathrm{C}$ | I2C3 Data Input/Output. |
| SOSCI | 47 | 59 | 73 | 1 | ANA | Secondary Oscillator/Timer1 Clock Input. |
| SOSCO | 48 | 60 | 74 | 0 | ANA | Secondary Oscillator/Timer1 Clock Output. |
| T1CK | 48 | 60 | 74 | 1 | ST | Timer1 Clock. |
| TCK | 27 | 33 | 38 | 1 | ST | JTAG Test Clock/Programming Clock Input. |
| TDI | 28 | 34 | 60 | 1 | ST | JTAG Test Data/Programming Data Input. |
| TDO | 24 | 14 | 61 | 0 | - | JTAG Test Data Output. |
| TMS | 23 | 13 | 17 | 1 | ST | JTAG Test Mode Select Input. |
| USBID | 33 | 41 | 51 | 1 | ST | USB OTG ID (OTG mode only). |
| USBOEN | 12 | 16 | 21 | 0 | - | USB Output Enable Control (for external transceiver). |

Legend: TTL = TTL input buffer ANA = Analog level input/output

ST = Schmitt Trigger input buffer
$1^{2} \mathrm{C}^{\top M}=I^{2} \mathrm{C} /$ SMBus input buffer

TABLE 1-4: PIC24FJ256GB110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Function | Pin Number |  |  | I/O | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TOFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | 100-Pin TQFP |  |  |  |
| Vbus | 34 | 44 | 54 | P | - | USB Voltage, Host mode (5V). |
| Vbuson | 11 | 15 | 20 | 0 | - | USB OTG External Charge Pump Control. |
| Vbusst | 58 | 72 | 87 | 1 | ANA | USB OTG Internal Charge Pump Feedback Control. |
| VCAP | 56 | 70 | 85 | P | - | External Filter Capacitor Connection (regulator enabled). |
| VCMPST1 | 58 | 72 | 87 | 1 | ST | USB Vbus Boost Generator, Comparator Input 1. |
| VCMPST2 | 59 | 73 | 88 | 1 | ST | USB Vbus Boost Generator, Comparator Input 2. |
| VCPCON | 49 | 61 | 76 | 0 | - | USB OTG VBus PWM/Charge Output. |
| Vdd | 10, 26, 38 | 12, 32, 48 | $\begin{gathered} 2,16,37, \\ 46,62 \end{gathered}$ | P | - | Positive Supply for Peripheral Digital Logic and I/O Pins. |
| Vddcore | 56 | 70 | 85 | P | - | Positive Supply for Microcontroller Core Logic (regulator disabled). |
| VMIO | 14 | 18 | 23 | I/O | ST | USB Differential Minus Input/Output (external transceiver). |
| VPIO | 13 | 17 | 22 | I/O | ST | USB Differential Plus Input/Output (external transceiver). |
| VREF- | 15 | 23 | 28 | 1 | ANA | A/D and Comparator Reference Voltage (low) Input. |
| VREF+ | 16 | 24 | 29 | 1 | ANA | A/D and Comparator Reference Voltage (high) Input. |
| Vss | 9, 25, 41 | 11, 31, 51 | $\begin{gathered} 15,36,45, \\ 65,75 \end{gathered}$ | P | - | Ground Reference for Logic and I/O Pins. |
| VUSB | 35 | 45 | 55 | P | - | USB Voltage (3.3V) |
| Legend: | TTL $=$ TTL input buffer <br> ANA = Analog level input/output |  |  |  | ST = Schmitt Trigger input buffer $I^{2} C^{T M}=I^{2} \mathrm{C} /$ SMBus input buffer |  |

## PIC24FJ256GB110 FAMILY

NOTES:

### 2.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 2. CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4 M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.
PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.
The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.
The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.
The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, $A+B=C$ ) to be executed in a single cycle.
A high-speed, 17-bit by 17 -bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16 -bit by 16 -bit or 8 -bit by 8 -bit, integer multiplication. All multiply instructions execute in a single cycle.
The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16 -bit), divided by 16 -bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.
The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.
A block diagram of the CPU is shown in Figure 2-1.

### 2.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 2-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 2-1. All registers associated with the programmer's model are memory mapped.

FIGURE 2-1: PIC24F CPU CORE BLOCK DIAGRAM


## TABLE 2-1: CPU CORE REGISTERS

| Register(s) Name | Description |
| :--- | :--- |
| W0 through W15 | Working Register Array |
| PC | 23-Bit Program Counter |
| SR | ALU STATUS Register |
| SPLIM | Stack Pointer Limit Value Register |
| TBLPAG | Table Memory Page Address Register |
| PSVPAG | Program Space Visibility Page Address Register |
| RCOUNT | Repeat Loop Counter Register |
| CORCON | CPU Control Register |

FIGURE 2-2: PROGRAMMER'S MODEL


## PIC24FJ256GB110 FAMILY

### 2.2 CPU Control Registers

## REGISTER 2-1: SR: ALU STATUS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DC |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 ${ }^{(1)}$ | $\mathrm{R} / \mathrm{W}-0^{(1)}$ | $\mathrm{R} / \mathrm{W}-0^{(1)}$ | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPL2 ${ }^{(2)}$ | $\mathrm{IPL1}{ }^{(2)}$ | IPLo ${ }^{(2)}$ | RA | N | OV | Z | C |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-9 Unimplemented: Read as ' 0 '
bit 8 DC: ALU Half Carry/Borrow bit
1 = A carry out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred
$0=$ No carry out from the 4th or 8th low-order bit of the result has occurred
bit 7-5
IPL2:IPL0: CPU Interrupt Priority Level Status bits ${ }^{(1,2)}$
111 = CPU interrupt priority level is 7 (15); user interrupts disabled
$110=$ CPU interrupt priority level is 6 (14)
$101=$ CPU interrupt priority Level is 5 (13)
$100=$ CPU interrupt priority level is 4 (12)
011 = CPU interrupt priority level is 3 (11)
$010=$ CPU interrupt priority level is 2 (10)
$001=$ CPU interrupt priority level is 1 (9)
$000=$ CPU interrupt priority level is 0 (8)
bit 4 RA: REPEAT Loop Active bit
1 = REPEAT loop in progress
$0=$ REPEAT loop not in progress
bit $3 \quad \mathbf{N}$ : ALU Negative bit
1 = Result was negative
$0=$ Result was non-negative (zero or positive)
bit 2 OV: ALU Overflow bit
1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation
$0=$ No overflow has occurred
bit 1
Z: ALU Zero bit
1 = An operation which effects the $Z$ bit has set it at some time in the past
$0=$ The most recent operation which effects the $Z$ bit has cleared it (i.e., a non-zero result)
bit $0 \quad$ C: ALU Carry/Borrow bit
1 = A carry out from the Most Significant bit of the result occurred
$0=$ No carry out from the Most Significant bit of the result occurred
Note 1: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) $=1$.
2: The IPL Status bits are concatenated with the IPL3 bit (CORCON $<3>$ ) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 $=1$.

## REGISTER 2-2: CORCON: CPU CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | O | R/W-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | IPL3 $^{(1)}$ | PSV | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | $\mathrm{C}=$ Clearable bit |  |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |

bit 15-4 Unimplemented: Read as ' 0 '
bit $3 \quad$ IPL3: CPU Interrupt Priority Level Status bit ${ }^{(1)}$
$1=$ CPU interrupt priority level is greater than 7
$0=$ CPU interrupt priority level is 7 or less
bit 2 PSV: Program Space Visibility in Data Space Enable bit
1 = Program space visible in data space
$0=$ Program space not visible in data space
bit 1-0 Unimplemented: Read as ' 0 '
Note 1: User interrupts are disabled when IPL3 $=1$.

### 2.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.
The ALU can perform 8 -bit or 16 -bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

### 2.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit $x$ 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

1. 16 -bit $\times 16$-bit signed
2. 16 -bit $\times 16$-bit unsigned
3. 16-bit signed $\times 5$-bit (literal) unsigned
4. 16 -bit unsigned $\times 16$-bit unsigned
5. 16 -bit unsigned $\times 5$-bit (literal) unsigned
6. 16-bit unsigned $\times 16$-bit signed
7. 8 -bit unsigned $\times 8$-bit unsigned

## PIC24FJ256GB110 FAMILY

### 2.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

1. 32-bit signed/16-bit signed divide
2. 32-bit unsigned/16-bit unsigned divide
3. 16-bit signed/16-bit signed divide
4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor ( Wn ), and any W register (aligned) pair $(\mathrm{W}(\mathrm{m}+1): \mathrm{Wm})$ for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32 -bit/16-bit and 16 -bit/16-bit instructions take the same number of cycles to execute.

### 2.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.
A full summary of instructions that use the shift operation is provided below in Table 2-2.

TABLE 2-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

| Instruction | Description |
| :---: | :--- |
| ASR | Arithmetic shift right source register by one or more bits. |
| SL | Shift left source register by one or more bits. |
| LSR | Logical shift right source register by one or more bits. |

### 3.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows the direct access of program memory from the data space during code execution.

### 3.1 Program Address Space

The program address memory space of the PIC24FJ256GB110 family devices is 4M instructions. The space is addressable by a 24 -bit value derived
from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in Section 3.3 "Interfacing Program and Data Memory Spaces".
User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.
Memory maps for the PIC24FJ256GB110 family of devices are shown in Figure 3-1.

FIGURE 3-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ256GB110 FAMILY DEVICES


Note: Memory areas are not shown to scale.

## PIC24FJ256GB110 FAMILY

### 3.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).
Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

### 3.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in Section 6.1 "Interrupt Vector Table".

### 3.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ256GB110 family devices, the top three words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ256GB110 family are shown in Table 3-1. Their location in the memory map is shown with the other memory vectors in Figure 3-1.
The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words do not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in Section 25.1 "Configuration Bits".

TABLE 3-1: FLASH CONFIGURATION WORDS FOR PIC24FJ256GB110 FAMILY DEVICES

| Device | Program <br> Memory <br> (Words) | Configuration <br> Word <br> Addresses |
| :---: | :---: | :---: |
| PIC24FJ64GB | 22,016 | 00ABFAh: <br> 00ABFEh |
| PIC24FJ128GB | 44,032 | 0157FAh: <br> 0157FEh |
| PIC24FJ192GB | 67,072 | 020BFAh: <br> 020BFEh |
| PIC24FJ256GB | 87,552 | 02ABFAh: <br> 02ABFEh |

FIGURE 3-2: PROGRAM MEMORY ORGANIZATION


### 3.2 Data Address Space

The PIC24F core has a separate, 16 -bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 3-3.
All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32 K words. The lower half of the data memory space (that is, when $\mathrm{EA}<15>=0$ ) is used for implemented memory addresses, while the upper half ( $\mathrm{EA}<15>=1$ ) is reserved for the program space visibility area (see Section 3.3.3 "Reading Data from Program Memory Using Program Space Visibility").

PIC24FJ256GB110 family devices implement a total of 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

### 3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16 -bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.

FIGURE 3-3: DATA SPACE MEMORY MAP FOR PIC24FJ256GB110 FAMILY DEVICES


Note: Data memory areas are not shown to scale.

### 3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with $\mathrm{PIC}^{\circledR}$ devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.
Data byte reads will read the complete word which contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.
All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16 -bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.
Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

### 3.2.3 NEAR DATA SPACE

The 8 -Kbyte area between 0000 h and 1 FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

### 3.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.
SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as ' 0 '. A diagram of the SFR space, showing where SFRs are actually implemented, is shown in Table 3-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 3-3 through 3-30.

## TABLE 3-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

| SFR Space Address |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | xx00 | xx20 | xx40 | xx60 | xx80 | xxA0 | xxC0 | xxE0 |
| 000h | Core |  |  | ICN | Interrupts |  |  | - |
| 100h | Timers |  | Capture |  | Compare |  |  |  |
| 200h | $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ | UART | SPI/UART | SPI/ $/{ }^{2} \mathrm{C}$ | SPI | UART |  |  |
| 300h | A/D | A/D/CTMU | - | - | - | - | - | - |
| 400h | - | - | - | - |  | USB |  | - |
| 500h | - | - | - | - | - | - | - | - |
| 600h | PMP | RTC/Comp | CRC | - |  | PPS |  | - |
| 700h | - | - | System | NVM/PMD | - | - | - | - |

[^2]TABLE 3-3: CPU CORE REGISTERS MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WREG0 | 0000 | Working Register 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG1 | 0002 | Working Register 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG2 | 0004 | Working Register 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG3 | 0006 | Working Register 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG4 | 0008 | Working Register 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG5 | 000A | Working Register 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG6 | 000C | Working Register 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG7 | 000E | Working Register 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG8 | 0010 | Working Register 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG9 | 0012 | Working Register 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG10 | 0014 | Working Register 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG11 | 0016 | Working Register 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG12 | 0018 | Working Register 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG13 | 001A | Working Register 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG14 | 001C | Working Register 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG15 | 001E | Working Register 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0800 |
| SPLIM | 0020 | Stack Pointer Limit Value Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| PCL | 002E | Program Counter Low Word Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PCH | 0030 | - | - | - | - | - | - | - | - | Program Counter Register High Byte |  |  |  |  |  |  |  | 0000 |
| TBLPAG | 0032 | - | - | - | - | - | - | - | - | Table Memory Page Address Register |  |  |  |  |  |  |  | 0000 |
| PSVPAG | 0034 | - | - | - | - | - | - | - | - | Program Space Visibility Page Address Register |  |  |  |  |  |  |  | 0000 |
| RCOUNT | 0036 | Repeat Loop Counter Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| SR | 0042 | - | - | - | - | - | - | - | DC | IPL2 | IPL1 | IPL0 | RA | N | OV | Z | C | 0000 |
| CORCON | 0044 | - | - | - | - | - | - | - | - | - | - | - | - | IPL3 | PSV | - | - | 0000 |
| DISICNT | 0052 | - | - | Disable Interrupts Counter Register |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

Legend: — = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 3-4: ICN REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CNPD1 | 0054 | CN15PDE | CN14PDE | CN13PDE | CN12PDE | CN11PDE | CN10PDE | CN9PDE | CN8PDE | CN7PDE | CN6PDE | CN5PDE | CN4PDE | CN3PDE | CN2PDE | CN1PDE | CNOPDE | 0000 |
| CNPD2 | 0056 | CN31PDE | CN30PDE | CN29PDE | CN28PDE | CN27PDE | CN26PDE | CN25PDE | CN24PDE | CN23PDE | CN22PDE | CN21PDE ${ }^{(1)}$ | CN2OPDE ${ }^{(1)}$ | CN19PDE ${ }^{(1)}$ | CN18PDE | CN17PDE | CN16PDE | 0000 |
| CNPD3 | 0058 | CN47PDE ${ }^{(1)}$ | CN46PDE ${ }^{(2)}$ | CN45PDE ${ }^{(1)}$ | CN44PDE ${ }^{(1)}$ | CN43PDE ${ }^{(1)}$ | CN42PDE ${ }^{(1)}$ | CN41PDE ${ }^{(1)}$ | CN40PDE ${ }^{(2)}$ | CN39PDE ${ }^{(2)}$ | CN38PDE ${ }^{(2)}$ | CN37PDE ${ }^{(2)}$ | CN36PDE ${ }^{(2)}$ | CN35PDE ${ }^{(2)}$ | CN34PDE ${ }^{(2)}$ | CN33PDE ${ }^{(2)}$ | CN32PDE | 0000 |
| CNPD4 | 005A | CN63PDE | CN62PDE | CN61PDE | CN60PDE | CN59PDE | CN58PDE | CN57PDE ${ }^{(1)}$ | CN56PDE | CN55PDE | CN54PDE | CN53PDE | CN52PDE | CN51PDE | CN50PDE | CN49PDE | CN48PDE ${ }^{(2)}$ | 000 |
| CNPD5 | 005C | CN79PDE ${ }^{(2)}$ | CN78PDE ${ }^{(1)}$ | CN77PDE ${ }^{(1)}$ | CN76PDE ${ }^{(2)}$ | CN75PDE ${ }^{(2)}$ | CN74PDE ${ }^{(1)}$ | - | - | CN71PDE | CN70PDE ${ }^{(1)}$ | CN69PDE | CN68PDE | CN67PDE ${ }^{(1)}$ | CN66PDE ${ }^{(1)}$ | CN65PDE | CN64PDE | 0000 |
| CNPD6 ${ }^{(2)}$ | 005E | - | - | - | - | - | - |  |  |  | - |  | - |  | CN82PDE ${ }^{(2)}$ | CN81PDE ${ }^{(2)}$ | CN80PDE ${ }^{(2)}$ | 000 |
| CNEN1 | 0060 | CN151E | CN14IE | CN131E | CN121E | CN111E | CN101E | CN9IE | CN8IE | CN71E | CN6IE | CN5IE | CN4IE | CN3IE | CN2IE | CN11E | CNOIE | 0000 |
| CNEN2 | 0062 | CN311E | CN301E | CN29IE | CN28IE | CN27IE | CN261E | CN251E | CN24IE | CN231E | CN221E | CN211E ${ }^{(1)}$ | CN201E ${ }^{(1)}$ | CN19IE ${ }^{(1)}$ | CN181E | CN17IE | CN16IE | 0000 |
| CNEN3 | 0064 | CN471E ${ }^{(1)}$ | CN46IE ${ }^{(2)}$ | CN451E ${ }^{(1)}$ | CN44IE ${ }^{(1)}$ | CN431E ${ }^{(1)}$ | CN421E ${ }^{(1)}$ | CN411E ${ }^{(1)}$ | CN401E ${ }^{(2)}$ | CN391E ${ }^{(2)}$ | CN381E ${ }^{(2)}$ | CN371E ${ }^{(2)}$ | CN361E ${ }^{(2)}$ | CN351E ${ }^{(2)}$ | CN341E ${ }^{(2)}$ | CN331E ${ }^{(2)}$ | CN321E | 0000 |
| CNEN4 | 0066 | CN631E | CN621E | CN611E | CN601E | CN591E | CN581E | CN571E ${ }^{(1)}$ | CN561E | CN551E | CN541E | CN531E | CN521E | CN511E | CN501E | CN491E | CN481E ${ }^{(2)}$ | 0000 |
| CNEN5 | 0068 | CN791E ${ }^{(2)}$ | CN78E ${ }^{(1)}$ | CN771E ${ }^{(1)}$ | CN761E ${ }^{(2)}$ | CN751E ${ }^{(2)}$ | CN741E ${ }^{(1)}$ | - | - | CN711E | CN701E ${ }^{(1)}$ | CN691E | CN681E | CN671E ${ }^{(1)}$ | CN661E ${ }^{(1)}$ | CN651E | CN641E | 0000 |
| CNEN6 ${ }^{(2)}$ | 006A | - | - | - | - | - | - | - | - | - | - | - | - | - | CN821E ${ }^{(2)}$ | CN811E ${ }^{(2)}$ | CN801E ${ }^{(2)}$ | 0000 |
| CNPU1 | 006C | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE | CN10PUE | CN9PUE | CN8PUE | CN7PUE | CN6PUE | CN5PUE | CNAPUE | CN3PUE | CN2PUE | CN1PUE | CNOPUE | 0000 |
| CNPU2 | 006E | CN31PUE | CN30PUE | CN29PUE | CN28PUE | CN27PUE | CN26PUE | CN25PUE | CN24PUE | CN23PUE | CN22PUE | CN21PUE ${ }^{(1)}$ | CN2OPUE ${ }^{(1)}$ | CN19PUE ${ }^{(1)}$ | CN18PUE | CN17PUE | CN16PUE | 0000 |
| CNPU3 | 0070 | CN47PUE ${ }^{(1)}$ | CN46PUE ${ }^{(2)}$ | CN45PUE ${ }^{(1)}$ | CN44PUE ${ }^{(1)}$ | CN43PUE ${ }^{(1)}$ | CN42PUE ${ }^{(1)}$ | CN41PUE ${ }^{(1)}$ | CN40PUE ${ }^{(2)}$ | CN39PUE ${ }^{(2)}$ | CN38PUE ${ }^{(2)}$ | CN37PUE ${ }^{(2)}$ | CN36PUE ${ }^{(2)}$ | CN35PUE ${ }^{(2)}$ | CN34PUE ${ }^{(2)}$ | CN33PUE ${ }^{(2)}$ | CN32PUE | 0000 |
| CNPU4 | 0072 | CN63PUE | CN62PUE | CN61PUE | CN60PUE | CN59PUE | CN58PUE | CN57PUE ${ }^{(1)}$ | CN56PUE | CN55PUE | CN54PUE | CN53PUE | CN52PUE | CN51PUE | CN50PUE | CN49PUE | CN48PUE ${ }^{(2)}$ | 0000 |
| CNPU5 | 0074 | CN79PUE ${ }^{(2)}$ | CN78PUE ${ }^{(1)}$ | CN77PUE ${ }^{(1)}$ | CN76PUE ${ }^{(2)}$ | CN75PUE ${ }^{(2)}$ | CN74PUE ${ }^{(1)}$ | - | - | CN71PUE | CN70PUE ${ }^{(1)}$ | CN69PUE | CN68PUE | CN67PUE ${ }^{(1)}$ | CN66PUE ${ }^{(1)}$ | CN65PUE | CN64PUE | 0000 |
| CNPU6 ${ }^{(2)}$ | 0076 | - | - | - | - | - | - | - | - | - | - | - | - | - | CN82PUE ${ }^{(2)}$ | CN81PUE ${ }^{(2)}$ | CN8OPUE ${ }^{(2)}$ | 0 |
| Legend: Note |  | - = unimplem <br> Unimplemented Unimplemented | ented, read as in 64 -pin devic in 64 -pin and | ' 0 '. Reset valu ices; read as '0' 80-pin devices | es are shown ; read as ' 0 '. | in hexadecimal. |  |  |  |  |  |  |  |  |  |  |  |  |

INTERRUPT CONTROLLER REGISTER MAP

| $\overline{<} \overline{\stackrel{y}{0}}$ | 䏩 | $\begin{aligned} & \circ \\ & \circ \\ & \circ \\ & \hline \end{aligned}$ | $\left\|\begin{array}{l} \circ \\ \circ \\ \circ \\ 0 \end{array}\right\|$ | $\left\lvert\, \begin{array}{l\|} \circ \\ 0 \\ 0 \\ 0 \end{array}\right.$ | $\left\|\begin{array}{l\|} 0 \\ 0 \\ 0 \\ 0 \end{array}\right\|$ | $\left\|\begin{array}{l\|} \hline 0 \\ \circ \\ \circ \\ \hline \end{array}\right\|$ | $\left\|\begin{array}{l\|} \hline 0 \\ \circ \\ \circ \\ \hline \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}\right.$ | $\left.\begin{array}{l\|l} 0 \\ 0 \\ 0 \\ 0 \end{array} \right\rvert\,$ | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}\right.$ | $\begin{array}{l\|} \circ \\ \hline 0 \\ \hline \end{array}$ | $\left\|\begin{array}{l} 0 \\ 0 \\ 0 \\ 0 \end{array}\right\|$ | $\begin{aligned} & \circ \\ & \hline 0 \\ & \hline \end{aligned}$ | $\left\|\begin{array}{l\|l\|} \hline 0 \\ 0 \\ 0 \\ \hline \end{array}\right\|$ |  | $\left\lvert\, \begin{gathered} o \\ \underset{y}{z} \\ \underset{子}{2} \end{gathered}\right.$ |  | $\left\lvert\, \begin{aligned} & \underset{~}{~} \\ & \text { O } \end{aligned}\right.$ | $\begin{array}{\|c\|} \hline \\ y \\ g \\ y \end{array}$ | $\left\lvert\, \begin{aligned} & \text { オ } \\ & \text { } \\ & \text { fr } \end{aligned}\right.$ | $\left\lvert\, \begin{gathered} 0 \\ \text { g } \\ \text { g } \end{gathered}\right.$ | $\left.\begin{array}{\|c\|c\|} \hline \\ y \\ y \end{array} \right\rvert\,$ | $\left\|\begin{array}{l} \text { ザ } \\ \text { d } \end{array}\right\|$ | $\left\|\begin{array}{c} 0 \\ \underset{Z}{f} \\ \forall \end{array}\right\|$ | $\begin{aligned} & \underset{y}{y} \\ & \underset{y}{2} \end{aligned}$ | $\left\|\begin{array}{l} \text { d } \\ \text { d } \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & 0 \\ & \text { } \\ & \text { Í } \end{aligned}\right.$ | $\left\|\begin{array}{l} 0 \\ \text { す̧ } \\ \text { O} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \circ \\ & \text { O } \\ & \text { O } \end{aligned}\right.$ | $\begin{aligned} & \text { o } \\ & \text { y } \end{aligned}$ | $\left\|\begin{array}{l} \text { サ } \\ 0 \\ 0 \\ \hline \end{array}\right\|$ | $\left\|\begin{array}{l} 0 \\ \text { O } \\ 0 \end{array}\right\|$ |  | $\left\|\begin{array}{l} g \\ y \\ y \end{array}\right\|$ | $\underset{\text { F }}{\text { F }}$ | － $\begin{aligned} & \text { 7 } \\ & \text { İ } \\ & \text { O }\end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | $\begin{aligned} & \stackrel{\rightharpoonup}{\underline{u}} \\ & \stackrel{\rightharpoonup}{\mathrm{z}} \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & \stackrel{\mathbf{u}}{\mathbf{O}} \\ & \mathbf{z} \end{aligned}\right.$ | $\left\|\begin{array}{l} \stackrel{\rightharpoonup}{\bar{j}} \\ \frac{\mathrm{~N}}{\omega} \end{array}\right\|$ | $\begin{gathered} \frac{\mathbf{L}}{\mathbf{N}} \\ \stackrel{\rightharpoonup}{\mathbf{N}} \\ \stackrel{\omega}{2} \end{gathered}$ | 1 | I | ｜ | $\begin{aligned} & \underline{\mathbf{\omega}} \\ & \stackrel{\rightharpoonup}{\mathbf{Z}} \end{aligned}$ | $\begin{aligned} & \underline{\omega} \\ & \bar{v} \\ & \frac{N}{\omega} \end{aligned}$ |  | ， | ｜ | 1 | $\begin{aligned} & \mathrm{O} \\ & \frac{\mathrm{n}}{\mathrm{O}} \\ & \underline{\mathrm{z}} \end{aligned}$ | 1 | $\begin{aligned} & \mathrm{O} \\ & \frac{\mathrm{n}}{\mathbf{m}} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \frac{0}{x} \\ \frac{1}{x} \\ \frac{2}{5} \end{array}$ | $\begin{array}{\|l\|} \hline \begin{array}{l} \mathrm{O} \\ \stackrel{\rightharpoonup}{c} \\ \mathrm{~N} \end{array} \\ \hline \end{array}$ | $\frac{\mathbf{O}}{\stackrel{\mathrm{I}}{\mathrm{z}}}$ | 1 | $\frac{0}{2}$ | $\left.\begin{array}{\|c\|} \hline \frac{0}{2} \\ \stackrel{n}{N} \\ \frac{\mathbf{N}}{心} \end{array} \right\rvert\,$ | 1 | $\begin{aligned} & \mathrm{O} \\ & \frac{\mathbf{1}}{\mathbf{0}} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & 0 \\ & \frac{0}{00} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 1 | ｜ | I | 1 | $\begin{aligned} & 0 \\ & \frac{0}{\square} \\ & \hline \end{aligned}$ | 1 | 1 | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ \\ \hline \omega \end{array}$ | － | － |
| \％ | $\begin{aligned} & \underset{\sim}{1} \\ & \underset{\sim}{U} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 足 } \\ & \stackrel{\rightharpoonup}{\Sigma} \\ & \underline{\underline{z}} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \underline{\bar{U}} \\ & \underline{\bar{U}} \end{aligned}\right.$ | $\begin{aligned} & \stackrel{u}{\bar{N}} \\ & \underset{N}{N} \\ & \hline \end{aligned}$ | $\frac{\stackrel{\rightharpoonup}{\mathbf{N}}}{\frac{\mathbf{N}}{\mathbf{\omega}}}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{N} \\ & \bar{N} \\ & \frac{N}{\omega} \end{aligned}$ | $\begin{array}{\|l\|l} \stackrel{\rightharpoonup}{\underset{\sim}{\underset{\sim}{u}}} \\ \stackrel{\rightharpoonup}{\leftrightarrows} \end{array}$ | $\begin{array}{\|l\|l} \stackrel{\rightharpoonup}{\underset{\sim}{r}} \\ \underset{\sim}{\underset{\sim}{u}} \end{array}$ | $\begin{aligned} & \underline{\mathrm{w}} \\ & \underline{\bar{v}} \end{aligned}$ | $\begin{array}{\|l\|} \hline \underline{\bar{U}} \\ \stackrel{N}{\Sigma} \\ \hline \end{array}$ | $\begin{aligned} & \frac{\underset{N}{N}}{\bar{N}} \\ & \underset{\omega}{\omega} \end{aligned}$ | $\begin{aligned} & \underset{\sim}{N} \\ & \underset{N}{N} \\ & \frac{N}{\omega} \end{aligned}$ | $\left\|\begin{array}{l} \frac{山}{\tilde{\sim}} \\ \stackrel{\rightharpoonup}{\leftrightarrows} \\ \mid \end{array}\right\|$ | $\begin{array}{\|l\|l} \underset{\sim}{\underset{\sim}{r}} \\ \underset{\sim}{\underset{\sim}{u}} \end{array}$ | $\begin{aligned} & \overline{\mathrm{a}} \\ & \stackrel{\rightharpoonup}{\mathrm{z}} \end{aligned}$ | 1 | $\frac{\overline{\mathrm{a}}}{\overline{\mathrm{M}}}$ | $\left\|\begin{array}{l} \frac{\Sigma}{\bar{x}} \\ \stackrel{\rightharpoonup}{5} \end{array}\right\|$ | $\begin{aligned} & \overline{\mathrm{N}} \\ & \overline{\mathrm{~N}} \\ & \frac{\mathrm{~N}}{\omega} \end{aligned}$ | $\frac{\overline{\mathrm{a}}}{\stackrel{\rightharpoonup}{\Sigma}}$ | 1 | $\stackrel{\bar{\varrho}}{\stackrel{\rightharpoonup}{\circ}}$ | $\left\|\begin{array}{l} \overline{-} \\ \stackrel{\rightharpoonup}{\mathrm{N}} \\ \stackrel{\rightharpoonup}{\omega} \\ \stackrel{\omega}{n} \end{array}\right\|$ | 1 | $\begin{array}{\|} \overline{\mathrm{C}} \\ \underline{\mathrm{O}} \\ \underline{\mathrm{O}} \end{array}$ | $\begin{aligned} & \overline{\mathrm{C}} \\ & \overline{00} \\ & 0 \\ & 0 \end{aligned}$ | 1 | ｜ | ｜ | 1 | $\begin{aligned} & \overline{\mathrm{a}} \\ & \mathbf{\Sigma} \end{aligned}$ | I | 1 | $\left\|\begin{array}{l} \overline{\grave{N}} \\ \underset{N}{N} \\ \bar{\omega} \end{array}\right\|$ | － | － |
| $\begin{aligned} & \text { N } \\ & \stackrel{\sim}{\mathbf{0}} \end{aligned}$ |  | $\left\lvert\, \begin{aligned} & \stackrel{n}{\underset{\sim}{\underset{N}{2}}} \\ & \underset{\mathrm{y}}{2} \end{aligned}\right.$ | $\left\|\begin{array}{l} \stackrel{4}{\bar{U}} \\ 0 \end{array}\right\|$ | $\sum_{\mathrm{U}}^{\mathrm{L}}$ | 1 | $\left\|\begin{array}{l} \frac{L}{N} \\ \underset{N}{N} \\ \bar{\Sigma} \end{array}\right\|$ | $\left\|\begin{array}{l} \stackrel{\rightharpoonup}{\underset{\sim}{\underset{\sim}{u}}} \\ \underset{\mathrm{~N}}{ } \end{array}\right\|$ | $\begin{array}{\|l} \frac{u}{x} \\ \underset{\sim}{x} \\ \underset{\Im}{2} \end{array}$ | $\begin{array}{\|l\|} \stackrel{\rightharpoonup}{\bar{U}} \\ \hline \end{array}$ | $\sum_{\mathcal{D}}^{\mathrm{m}}$ | $1$ | $\begin{aligned} & \underline{\omega} \\ & \underset{N}{N} \\ & \stackrel{N}{\Sigma} \end{aligned}$ | $\left\|\begin{array}{l} \underset{\sim}{\underset{\sim}{\underset{\sim}{N}}} \\ \underset{\mathrm{~N}}{ } \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \underset{\sim}{x} \\ & \underset{\sim}{\underset{\sim}{\sim}} \\ & \underset{\sim}{2} \end{aligned}\right.$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | 1 | $\left.\frac{\stackrel{N}{\mathrm{~N}}}{\stackrel{\rightharpoonup}{r}} \right\rvert\,$ | $\begin{array}{\|c\|} \hline \frac{N}{x} \\ \frac{\stackrel{y}{x}}{5} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \stackrel{N}{\mathrm{~N}} \\ \overline{\mathrm{~N}} \\ \bar{\omega} \end{array}$ | $\frac{\underset{\mathrm{N}}{\mathrm{~N}}}{\stackrel{\rightharpoonup}{\mathrm{z}}}$ | 1 | $\frac{\mathrm{N}}{\stackrel{N}{\stackrel{N}{\circ}}}$ | $\left.\begin{array}{\|c\|} \hline \frac{N}{N} \\ \stackrel{N}{N} \\ \stackrel{N}{\omega} \end{array} \right\rvert\,$ | $1$ | $\begin{aligned} & \mathrm{N} \\ & \frac{\mathrm{~N}}{\mathbf{0}} \\ & \underline{\mathrm{O}} \end{aligned}$ | $\begin{gathered} \mathrm{N} \\ \mathrm{~N} \\ \mathrm{O} \\ \mathrm{O} \end{gathered}$ | 1 | ｜ | ｜ | 1 | $\stackrel{N}{\grave{n}}$ | 1 | 1 | $\begin{array}{\|c\|} \hline \stackrel{N}{N} \\ \tilde{N} \\ \underset{N}{\omega} \end{array}$ |  | $\begin{aligned} & \mathrm{N} \\ & \frac{\mathrm{y}}{\overline{0}} \\ & 0 \end{aligned}$ |
| $\begin{aligned} & \infty \\ & \stackrel{m}{\mathbf{i}} \end{aligned}$ | $\begin{array}{\|c} \stackrel{r}{\underset{\sim}{r}} \\ \underset{\sim}{\underset{\sim}{\underset{\sim}{e}}} \\ \underset{\sim}{2} \end{array}$ | 1 | $\left\|\frac{\mathrm{u}}{\stackrel{\rightharpoonup}{\boldsymbol{F}}}\right\|$ | 岂 | 1 | 1 | $\left\|\begin{array}{l} \frac{\mathrm{u}}{\mathrm{O}} \\ \mathrm{y} \end{array}\right\|$ | $\begin{array}{\|l\|l} \frac{u}{x} \\ \stackrel{y}{x} \\ \end{array}$ |  | $\underset{\mathrm{Z}}{\mathrm{~L}}$ | ｜ | 1 | $\left\lvert\, \begin{aligned} & \underline{\mathrm{u}} \\ & \mathrm{O} \\ & \underset{\mathrm{Y}}{ } \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \frac{山}{x} \\ & \stackrel{\rightharpoonup}{x} \\ & \underset{\sim}{2} \end{aligned}\right.$ | ｜ | ｜ | 1 | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | 1 | ｜ | ｜ | ｜ |  | ｜ |
| $\underset{\sim}{ \pm}$ |  | I | 1 | $\frac{\stackrel{\rightharpoonup}{\boldsymbol{I}}}{\stackrel{\rightharpoonup}{\mathbf{z}}}$ | 1 | ｜ | 1 | $\begin{aligned} & \frac{\mathrm{L}}{\bar{N}} \\ & \frac{\mathrm{~N}}{\mathrm{~N}} \end{aligned}$ | \| | $\frac{\underset{\sim}{\underset{~}{E}}}{\underline{\underset{z}{2}}}$ | 1 | I | 1 | $\begin{aligned} & \underline{\omega} \\ & \mathbf{N} \\ & \frac{\mathrm{N}}{\boldsymbol{\omega}} \end{aligned}$ | $\underline{\mathrm{O}}$ | $\begin{aligned} & \mathrm{O} \\ & \stackrel{\mathrm{~N}}{\mathrm{O}} \end{aligned}$ |  | $\frac{\stackrel{\mathrm{O}}{\mathrm{n}}}{\frac{\mathrm{q}}{\mathrm{q}}}$ | $\begin{aligned} & 0 \\ & \stackrel{0}{\mathrm{~N}} \\ & \mathrm{~N} \end{aligned}$ | $1$ | $\begin{aligned} & \mathrm{O} \\ & \frac{\mathrm{I}}{\mathrm{~N}} \\ & 0 \end{aligned}$ | $\frac{\mathbf{O}}{\stackrel{\mathrm{N}}{\mathrm{I}}}$ | $\left.\begin{aligned} & 0 \\ & \frac{\mathrm{M}}{\mathrm{~N}} \\ & \frac{\mathrm{~N}}{\mathrm{~N}} \end{aligned} \right\rvert\,$ | $\frac{\mathrm{O}}{\underline{\mathrm{O}}}$ | $\begin{aligned} & 0 \\ & \frac{1}{2} \\ & 0.0 \\ & 0 \\ & 0 \end{aligned}$ | $\frac{\mathrm{O}}{\mathrm{M}}$ | $\left\|\begin{array}{l} \mathrm{O} \\ \mathrm{~N} \\ \mathrm{~N} \\ \mathrm{~N} \\ \mathrm{\omega} \end{array}\right\|$ | $\begin{aligned} & \mathrm{O} \\ & \frac{\mathrm{n}}{\mathbf{2}} \\ & \underline{\underline{2}} \end{aligned}$ | 1 | $\begin{aligned} & \frac{0}{\overline{1}} \\ & \stackrel{\gamma}{\underset{\sim}{u}} \\ & \stackrel{y}{5} \end{aligned}$ | 1 | $\sum_{\underset{U}{2}}^{\substack{0}}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & N \\ & N \\ & \end{aligned}$ | \|o | － |
| $\begin{aligned} & \text { م } \\ & \stackrel{7}{\circ} \end{aligned}$ | I | ｜ | $\left\|\begin{array}{c} \mathrm{U} \\ \underline{\mathrm{~N}} \end{array}\right\|$ | 1 | $\underline{\underline{\mathrm{u}}}$ | $\frac{\stackrel{\rightharpoonup}{\mathbf{2}}}{\stackrel{\rightharpoonup}{\mathbf{2}}}$ | $1$ | $\begin{aligned} & \frac{\mathrm{L}}{\bar{N}} \\ & \stackrel{N}{\Sigma} \\ & \hline \end{aligned}$ | $\begin{aligned} & \underline{\mathrm{M}} \\ & \underline{\mathrm{~N}} \end{aligned}$ | ｜ | $\begin{array}{\|l\|} \underline{w} \\ \underline{\mathbf{N}} \end{array}$ | $\begin{aligned} & \underline{\mathbf{\mu}} \\ & \stackrel{\rightharpoonup}{\mathbf{2}} \end{aligned}$ | 1 | $\begin{aligned} & \underline{\omega} \\ & \bar{N} \\ & \stackrel{N}{\Sigma} \end{aligned}$ | $\underline{\overline{\mathrm{O}}}$ | $\left\lvert\, \begin{gathered} \overline{\mathrm{N}} \\ \underline{\mathrm{~N}} \end{gathered}\right.$ |  | $\begin{aligned} & \overline{\mathrm{C}} \\ & \overline{\mathrm{q}} \\ & \hline \end{aligned}$ | $\left.\begin{aligned} & \overline{\mathrm{M}} \\ & \overline{\mathrm{~N}} \\ & \mathrm{M} \end{aligned} \right\rvert\,$ | $1$ | $\begin{aligned} & \overline{\mathrm{C}} \\ & \overline{\mathrm{~N}} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \frac{\bar{N}}{\bar{N}} \\ & \frac{\bar{N}}{\omega} \end{aligned}$ | $\left\lvert\, \begin{gathered} \overline{\mathrm{a}} \\ \underline{\mathrm{~N}} \end{gathered}\right.$ | $\begin{aligned} & \overline{\mathrm{C}} \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \end{aligned}$ | $\frac{\overline{\mathrm{a}}}{\overline{\mathrm{~N}}}$ | $\left\|\begin{array}{l} \stackrel{\Gamma}{2} \\ \underset{N}{\mathrm{~N}} \\ \stackrel{\omega}{\omega} \end{array}\right\|$ | $\begin{aligned} & \overline{\stackrel{\rightharpoonup}{\mathrm{M}}} \\ & \overline{\stackrel{\rightharpoonup}{z}} \end{aligned}$ | 1 |  | 1 |  |  | $\left\|\begin{array}{l} \bar{\Sigma} \\ \stackrel{N}{N} \\ \stackrel{N}{\Sigma} \end{array}\right\|$ |  | － |
| $\begin{aligned} & \circ \\ & \stackrel{\sim}{\mathbf{\omega}} \end{aligned}$ | 1 | ｜ | $\left\|\begin{array}{l} \mathrm{u} \\ \mathrm{O} \end{array}\right\|$ | $\begin{array}{\|l\|l\|} \hline \mathrm{O} \\ \hline \underline{\mathrm{O}} \\ \hline \end{array}$ | $\underline{\underline{U}}$ | $\frac{\stackrel{\rightharpoonup}{\mathbf{T}}}{\stackrel{\rightharpoonup}{\mathbf{Z}}}$ | $1$ | $\begin{aligned} & \stackrel{u}{\bar{\omega}} \\ & \underset{\sim}{\omega} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \underset{\mathrm{N}}{\mathrm{~N}} \end{array}$ | $\begin{array}{\|l} \underline{\mathrm{O}} \\ \underline{\hat{U}} \end{array}$ | $\begin{aligned} & \mathrm{w} \\ & \underline{\mathrm{~J}} \end{aligned}$ | $\left\|\begin{array}{l} \underline{\mathbf{w}} \\ \stackrel{\rightharpoonup}{\boldsymbol{z}} \end{array}\right\|$ | 1 | $\left\lvert\, \begin{aligned} & \underset{\bar{\omega}}{\stackrel{\omega}{\omega}} \\ & \underset{\sim}{2} \end{aligned}\right.$ | $\frac{\mathrm{N}}{\overline{\mathrm{j}}}$ | $\begin{array}{\|c} \mathrm{N} \\ \stackrel{\mathrm{~N}}{\mathrm{O}} \end{array}$ |  | $\begin{aligned} & \stackrel{N}{\grave{\alpha}} \\ & \stackrel{\rightharpoonup}{\mathrm{q}} \end{aligned}$ | $\begin{array}{\|l\|} \hline N \\ \stackrel{N}{\bar{N}} \\ \bar{N} \\ \bar{\Sigma} \end{array}$ | $1$ | $\begin{aligned} & \mathrm{N} \\ & \frac{\mathrm{~N}}{\mathrm{~N}} \\ & 0 \end{aligned}$ | $\left\|\begin{array}{c} \stackrel{\rightharpoonup}{\mathbf{N}} \\ \stackrel{\rightharpoonup}{\mathbf{2}} \end{array}\right\|$ |  | $\left\|\begin{array}{l} \stackrel{N}{\mathrm{~N}} \\ \underline{\mathrm{~N}} \end{array}\right\|$ | $\begin{aligned} & \mathrm{N} \\ & \frac{\mathrm{~N}}{\mathbf{n}} \\ & 0 \\ & 0 \end{aligned}$ | $\frac{\mathrm{N}}{\sum_{\mathrm{N}}^{\mathrm{N}}}$ | $\begin{aligned} & \mathrm{N} \\ & \tilde{N} \\ & \hat{N} \\ & \frac{\mathrm{~N}}{\mathrm{~N}} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{\mathbf{N}} \\ & \stackrel{\rightharpoonup}{\mathbf{z}} \\ & \hline \end{aligned}$ | 1 |  | 1 |  |  | $\begin{array}{\|l\|} \hline \mathrm{N} \\ \mathrm{~N} \\ \mathrm{~N} \\ \mathrm{~N} \end{array}$ | $\begin{aligned} & \stackrel{\mathrm{a}}{\frac{1}{x}} \\ & \stackrel{\rightharpoonup}{\mathrm{y}} \end{aligned}$ | $\begin{aligned} & \mathbf{N} \\ & \frac{1}{\sigma} \\ & \underline{\mathrm{O}} \end{aligned}$ |
| 苗 | I | ｜ | $\|\stackrel{\mathrm{u}}{\underset{\mathrm{~N}}{\mathrm{~N}}}\|$ | $\left\|\begin{array}{l} \mathrm{u} \\ \hline \mathbf{O} \\ \underline{\mathrm{O}} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \frac{\mathbf{1}}{\mathbf{1}} \\ & \underline{\mathbf{0}} \end{aligned}\right.$ | 1 | 1 | $\begin{aligned} & \frac{u}{\bar{r}} \\ & \stackrel{\rightharpoonup}{u} \\ & \underset{寸}{\prime} \end{aligned}$ | $\stackrel{\underset{\sim}{\underset{\sim}{\sim}}}{ }$ | $\begin{array}{\|l} \underline{\omega} \\ \overline{0} \\ \underline{0} \end{array}$ | $\begin{aligned} & \underline{\mathbf{w}} \\ & \underline{0} \\ & \hline \end{aligned}$ | I | 1 | $\begin{array}{\|c} \stackrel{\rightharpoonup}{\underset{\sim}{r}} \\ \underset{J}{\underset{J}{4}} \end{array}$ | I | I | I | ｜ | ｜ | I | I | ｜ | ｜ | ｜ | I | I | 1 | I | 1 | I | 1 | ｜ | 1 | I | I | ｜ |
| $\begin{aligned} & \infty \\ & \stackrel{ \pm}{ \pm} \end{aligned}$ | ｜ | ｜ | $\left\lvert\, \frac{\mathrm{u}}{\stackrel{\rightharpoonup}{\mathrm{H}}}\right.$ | 1 | $\begin{aligned} & \frac{\mathrm{L}}{\mathbf{O}} \\ & \underline{\mathrm{O}} \end{aligned}$ | 1 | $\frac{\stackrel{u}{\bar{O}}}{\bar{\lambda}}$ | $\begin{aligned} & \stackrel{u}{x} \\ & \stackrel{\rightharpoonup}{\underset{\sim}{r}} \\ & \underset{寸}{2} \end{aligned}$ |  | $\mid$ | $\begin{aligned} & \underline{\mathbf{O}} \\ & \underline{\mathbf{0}} \end{aligned}$ | 1 | $\left\lvert\, \begin{aligned} & \underline{\omega} \\ & \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \underset{㐅}{\underset{x}{x}} \\ & \underset{\sim}{\underset{\sim}{x}} \end{aligned}\right.$ | $\begin{aligned} & \mathrm{O} \\ & \overline{\mathrm{O}} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{0}{\mathrm{~N}} \\ & 0 \\ & 0 \end{aligned}$ |  | 1 | $\sum_{\mathcal{U}}^{0}$ | $\begin{aligned} & \mathrm{O} \\ & \stackrel{\mathrm{O}}{\mathrm{O}} \end{aligned}$ | $\begin{aligned} & 0 \\ & \frac{0}{J} \\ & 0 \\ & 0 \end{aligned}$ | $\left\|\begin{array}{c} \frac{0}{x} \\ \stackrel{y}{x} \\ \underset{y}{v} \end{array}\right\|$ | ｜ | $\frac{\mathrm{O}}{\mathrm{I}}$ | $\begin{aligned} & 0 \\ & \frac{0}{0} \\ & \hline 0 \\ & 0 \end{aligned}$ | $1$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~N} \\ \mathrm{~N} \\ \mathrm{~N} \end{array}$ | $\begin{aligned} & \frac{0}{2} \\ & \frac{1}{5} \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & 0 \\ & \hline \frac{1}{0} \\ & \hline \mathbf{x} \end{aligned}\right.$ |  | 1 | 1 | $\begin{array}{\|c} \frac{0}{x} \\ \frac{n}{x} \\ \stackrel{y}{y} \\ \underset{y}{2} \end{array}$ |  | － | 1 |
| $\begin{aligned} & 9 \\ & \stackrel{9}{\mathbf{\omega}} \end{aligned}$ | I | 1 | $\left\|\begin{array}{c} \stackrel{u}{1} \\ \stackrel{\rightharpoonup}{\omega} \\ \stackrel{\omega}{\omega} \end{array}\right\|$ | $\begin{array}{\|l\|l} \frac{1}{N} \\ 0 \\ \hline \end{array}$ | $\left\|\begin{array}{l} \frac{1}{10} \\ 0 \\ 0 \end{array}\right\|$ | 1 | 1 | $\left\lvert\, \begin{aligned} & \frac{u}{\bar{x}} \\ & \underset{y}{y} \\ & \hline \end{aligned}\right.$ |  | $\begin{array}{\|l\|} \underline{\mathrm{w}} \\ \mathbf{N} \\ 0 \end{array}$ | $\begin{aligned} & \mathrm{w} \\ & \mathbf{0} \\ & 0 \\ & 0 \end{aligned}$ | 1 | 1 | $\left\lvert\, \begin{aligned} & \mathrm{m} \\ & \stackrel{x}{y} \\ & \underset{J}{2} \end{aligned}\right.$ | $\begin{aligned} & \overline{\mathrm{I}} \\ & \overline{\mathrm{~J}} \\ & \hline \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{I}} \\ & \overline{\mathrm{O}} \end{aligned}$ | $\left.\frac{\overline{\grave{a}}}{\overline{\bar{n}}} \right\rvert\,$ | 1 | $\sum_{\mathrm{O}}^{\overline{\mathrm{C}}}$ | $\begin{array}{\|l} \overline{\mathrm{a}} \\ \underline{\hat{\mathrm{O}}} \end{array}$ | $\begin{aligned} & \bar{\varrho} \\ & \bar{J} \\ & 0 \end{aligned}$ |  | 1 | $\left\lvert\, \begin{aligned} & \overline{\mathrm{a}} \\ & \underline{\mathrm{y}} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \overline{\bar{O}} \\ & \overline{0} \\ & 0 \end{aligned}\right.$ | $1$ | $\begin{array}{\|l\|} \overline{\mathrm{N}} \\ \mathrm{~N} \\ \mathrm{~N} \\ \bar{\Sigma} \end{array}$ | $\left\|\begin{array}{l} \frac{\Sigma}{\tilde{J}} \\ \frac{\rightharpoonup}{z} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \overline{\mathrm{a}} \\ & \overline{\mathrm{O}} \\ & \bar{\sim} \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline \stackrel{\rightharpoonup}{\overline{1}} \\ \underset{\sim}{\underset{\sim}{\sim}} \\ \underset{S}{N} \end{array}$ | 1 | 1 |  |  | 嵩 | 1 |
| $\begin{aligned} & \text { 읓 } \\ & \stackrel{ \pm}{\mathbf{\omega}} \end{aligned}$ | I | 1 | $\left\|\frac{\stackrel{u}{\overline{1}}}{\frac{\bar{\omega}}{\omega}}\right\|$ | $\left\lvert\, \begin{aligned} & \frac{u}{J} \\ & 0 \\ & 0 \end{aligned}\right.$ | $\begin{array}{\|l} \frac{4}{0} \\ 0 \\ 0 \end{array}$ | 1 | 1 | $\begin{array}{\|c} \frac{\mathbf{u}}{\bar{\omega}} \\ \stackrel{\omega}{\omega} \\ \stackrel{\omega}{\omega} \end{array}$ |  | $\begin{aligned} & \mathrm{m} \\ & \underset{寸}{寸} \\ & 0 \end{aligned}$ | $\left\|\begin{array}{l} \mathrm{w} \\ \mathbf{O} \\ 0 \end{array}\right\|$ | I | 1 |  | $\frac{\mathrm{N}}{\overline{\mathrm{~N}}}$ | $\begin{aligned} & \mathrm{N} \\ & \stackrel{N}{\mathrm{~N}} \\ & \mathrm{O} \end{aligned}$ | $\begin{aligned} & \frac{N}{\grave{n}} \\ & \frac{\bar{\omega}}{\infty} \end{aligned}$ | 1 | $\stackrel{N}{\sum_{0}^{N}}$ | $\begin{gathered} \mathrm{N} \\ \stackrel{\mathrm{~N}}{\mathrm{O}} \end{gathered}$ | $\begin{aligned} & \mathrm{N} \\ & \frac{\mathrm{~J}}{\mathrm{~J}} \end{aligned}$ | $\begin{array}{\|l\|} \hline \stackrel{N}{x} \\ \frac{1}{x} \\ \underset{\sim}{N} \\ \underset{\sim}{2} \end{array}$ | 1 | $\begin{array}{\|c} \mathrm{N} \\ \underline{\mathrm{O}} \end{array}$ | $\begin{aligned} & \mathrm{N} \\ & \frac{\mathrm{y}}{\mathbf{0}} \\ & 0 \\ & \hline \end{aligned}$ | I | $\begin{array}{\|l\|} \hline \mathrm{N} \\ \mathrm{~N} \\ \mathrm{~N} \\ \mathrm{~N} \end{array}$ | $\frac{\underset{N}{\underline{n}}}{\stackrel{\rightharpoonup}{J}}$ | $\frac{\mathrm{N}}{\mathrm{y}}$ | $\begin{array}{\|c\|} \hline \stackrel{N}{\mathbf{N}} \\ \underset{\sim}{\sim} \\ \underset{\sim}{N} \end{array}$ | 1 | 1 | $\begin{array}{\|l\|} \hline \frac{N}{x} \\ \frac{1}{x} \\ \frac{\sim}{N} \\ \underset{\sim}{2} \end{array}$ | $\begin{array}{\|c} \stackrel{N}{\hat{N}} \\ \stackrel{\rightharpoonup}{\omega} \\ \underset{\sim}{2} \end{array}$ |  | 1 |
| $\begin{aligned} & \text { F } \\ & \stackrel{ \pm}{\prime} \end{aligned}$ | 1 | ｜ | $\begin{array}{\|l\|l\|} \hline \frac{4}{x} \\ \frac{\mathbf{x}}{5} \\ \hline \end{array}$ | $\frac{\mathrm{L}}{\mathbf{V}}$ | $\begin{array}{\|l} \stackrel{\mathrm{L}}{\hat{U}} \\ \mathrm{O} \end{array}$ | 1 | 1 | $\frac{\frac{u}{m}}{\frac{M}{n}}$ | $\begin{array}{\|l\|} \hline \underset{x}{x} \\ \frac{\underset{y}{5}}{5} \end{array}$ | $\frac{\underset{\sim}{\boldsymbol{w}}}{\boldsymbol{F}}$ | $\begin{aligned} & \mathrm{w} \\ & \widehat{\mathrm{O}} \\ & \mathrm{O} \end{aligned}$ | I | 1 | $\begin{array}{\|l\|} \hline \frac{\omega}{m} \\ \frac{\mathbf{m}}{\mathbf{\omega}} \\ \hline \end{array}$ | 1 | I | I | I | I | ｜ | ｜ | I | ｜ | ｜ | ｜ | I | ｜ | ｜ | ｜ | I | 1 | ｜ | I | ｜ | 1 | 1 |
| $\underset{\text { N }}{\substack{\text { N }}}$ | 1 | 1 | $\left\lvert\, \frac{\stackrel{4}{x}}{\stackrel{\rightharpoonup}{5}}\right.$ |  | $\left\|\begin{array}{l} \frac{1}{0} \\ 0 \\ 0 \\ 0 \end{array}\right\|$ | 1 | 1 | $\begin{aligned} & \frac{4}{0} \\ & \hline 0 \\ & 0 \end{aligned}$ | $\frac{\underset{\rightharpoonup}{x}}{\stackrel{\rightharpoonup}{x}}$ | $\stackrel{\underset{\sim}{\omega}}{\stackrel{\rightharpoonup}{\omega}}$ | $\begin{aligned} & \underline{\omega} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 1 | 1 | $\left\lvert\, \begin{aligned} & \underline{\omega} \\ & \overline{0} \\ & 0 \end{aligned}\right.$ | $\frac{\stackrel{\circ}{1}}{\stackrel{1}{r}}$ | $\frac{\mathrm{O}}{\stackrel{\mathrm{O}}{\mathrm{~N}}}$ | $\begin{array}{\|l\|} \hline \frac{0}{x} \\ \frac{\underline{x}}{5} \\ \frac{x}{5} \end{array}$ | 1 | $\frac{0}{\mathrm{Z}}$ | $\begin{aligned} & \mathrm{O} \\ & \underline{00} \\ & \underline{0} \end{aligned}$ | $\frac{0}{\mathrm{I}}$ | $\begin{array}{\|c\|} \hline \frac{0}{1} \\ \frac{1}{x} \\ \stackrel{y}{2} \end{array}$ | 1 | $\begin{aligned} & 0 \\ & \frac{0}{30} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \hat{\mathrm{O}} \\ & 0 \end{aligned}$ | 1 | ｜ | ｜ | 1 | $\begin{aligned} & \mathrm{O} \\ & \mathrm{Y} \\ & \mathrm{O} \\ & \mathrm{O} \end{aligned}$ | 1 | 1 | $\begin{array}{\|c\|} \hline \frac{0}{2} \\ \frac{1}{x} \\ \frac{m}{9} \end{array}$ |  | $\frac{\square}{\frac{0}{m}}$ | 1 |
| $\stackrel{m}{ \pm}$ | 1 | ｜ | $\left\|\frac{\stackrel{4}{\bar{c}}}{\stackrel{\rightharpoonup}{<}}\right\|$ | $\stackrel{\stackrel{\rightharpoonup}{\mathbf{N}}}{\stackrel{\mathbf{\Sigma}}{\mathbf{N}}}$ | $\frac{\mathbf{u}}{\sum_{n}^{n}}$ | 1 |  | $\begin{aligned} & \underline{\mathrm{L}} \overline{\mathrm{O}} \\ & \underline{\mathrm{O}} \end{aligned}$ | $\left\|\begin{array}{\|c\|} \underset{\sim}{\dot{\alpha}} \\ \hline \end{array}\right\|$ | $\begin{aligned} & \underset{\mathrm{w}}{\mathrm{~N}} \\ & \underset{\mathrm{Z}}{ } \end{aligned}$ |  |  |  | $\left\|\begin{array}{l} \underline{\mathrm{w}} \\ \underline{\mathrm{O}} \end{array}\right\|$ | $\frac{\overline{\grave{I}}}{\bar{\digamma}}$ | $\frac{\overline{\mathrm{a}}}{\stackrel{\rightharpoonup}{\mathrm{~N}}}$ |  | 1 | $\overline{\bar{Z}}$ | $\begin{array}{\|c} \overline{\mathrm{a}} \\ \underline{\mathrm{O}} \\ \underline{\mathrm{O}} \end{array}$ | $\frac{\overline{\mathrm{a}}}{\stackrel{\rightharpoonup}{5}}$ | $\begin{array}{\|c} \frac{\overline{2}}{x} \\ \underset{y}{x} \end{array}$ | 1 | $\left\|\begin{array}{l} \overline{0} \\ \underline{1} \\ \underline{0} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \overline{\mathrm{O}} \\ & \hat{\mathrm{O}} \end{aligned}\right.$ | 1 | I | ｜ | 1 | $\begin{aligned} & \overline{\mathrm{O}} \\ & \overline{\mathrm{O}} \\ & \underset{\mathrm{Y}}{ } \end{aligned}$ | I | 1 | $\left\|\begin{array}{l} \frac{\bar{x}}{x} \\ \frac{x}{m} \\ \stackrel{y}{2} \end{array}\right\|$ |  | $\frac{\bar{\square}}{\frac{\bar{M}}{\square}}$ | 1 |
| $\begin{aligned} & \pm \\ & \stackrel{ \pm}{ \pm} \end{aligned}$ | 1 | $\frac{\bar{\varrho}}{\square}$ | 1 | $\left\lvert\, \begin{aligned} & \stackrel{u}{x} \\ & \underset{\sim}{\underset{N}{N}} \\ & \underset{\sim}{2} \end{aligned}\right.$ | 1 | $\left\|\begin{array}{l} \frac{1}{0} \\ \frac{1}{4} \end{array}\right\|$ | I | ｜ | 1 | $\left\lvert\, \begin{aligned} & \underset{\sim}{x} \\ & \stackrel{\sim}{\sim} \\ & \underset{\sim}{\Sigma} \end{aligned}\right.$ | \| |  | 1 | 1 | $\frac{\stackrel{N}{N}}{\stackrel{1}{\Sigma}}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ |  | 1 | $\frac{\mathrm{N}}{\overline{\mathrm{~N}}}$ | $\begin{gathered} \mathrm{N} \\ \underline{\mathrm{O}} \\ \underline{\mathrm{O}} \end{gathered}$ | $\frac{\mathrm{N}}{\boldsymbol{J}}$ | $\begin{array}{\|c} \frac{N}{x} \\ \frac{N}{x} \\ \underset{N}{N} \end{array}$ | 1 | $\left\lvert\, \begin{aligned} & \stackrel{N}{\hat{N}} \\ & \underline{\hat{0}} \\ & \hline \end{aligned}\right.$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | 1 | ｜ | ｜ | 1 | $\begin{aligned} & \mathrm{N} \\ & \frac{\mathrm{O}}{\mathrm{O}} \\ & \mathrm{\sim} \end{aligned}$ | 1 | 1 |  |  | $\frac{\frac{N}{M}}{\frac{\mathbf{m}}{n}}$ | 1 |
|  | ¢ | $\frac{5}{\frac{5}{4}}$ | 1 |  | ｜ | ｜ | ｜ | I | ｜ | $\left\lvert\, \begin{aligned} & \underset{\rightharpoonup}{x} \\ & \stackrel{\rightharpoonup}{x} \\ & \hline \end{aligned}\right.$ | 1 | I | ｜ | I | I | 1 | $\dagger$ | ｜ | I | I | ｜ | I | ｜ | ｜ | ｜ | I | ｜ | ｜ | ｜ | ｜ | ｜ | ｜ | 1 | I | ｜ | ｜ |
| 능 | O | $\begin{aligned} & \mathbb{N} \\ & \mathbf{O} \end{aligned}$ | $\left\|\begin{array}{l} \mathbf{O} \\ 0 \\ \hline \end{array}\right\|$ | $\begin{array}{\|l\|} \hline \\ \hline 0 \\ \hline 8 \end{array}$ | $\left\lvert\, \begin{aligned} & \infty \\ & \infty \\ & 0 \\ & 8 \end{aligned}\right.$ | $\left\|\begin{array}{l} \boxed{\infty} \\ 0 \\ \hline 8 \end{array}\right\|$ | $\left\|\begin{array}{l} 0 \\ 00 \\ 8 \end{array}\right\|$ | $\begin{array}{\|l\|} \hline \underset{O}{0} \\ \hline \mathbf{O} \end{array}$ |  | 茴 | $\begin{aligned} & \infty \\ & 0 \\ & \hline 8 \end{aligned}$ | 氐 | \|O | $\left\lvert\, \begin{aligned} & \text { ய̈ } \\ & \hline \mathbf{O} \end{aligned}\right.$ | $\begin{aligned} & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\left\|\begin{array}{l} \infty \\ \hline 0 \\ \hline 0 \end{array}\right\|$ | $\begin{aligned} & 4 \\ & 8 \\ & 8 \end{aligned}$ | $0$ | $\begin{aligned} & \mathbf{u} \\ & \boxed{\delta} \end{aligned}$ | $\begin{aligned} & \mathrm{o} \\ & \mathrm{y} \\ & \hline 0 \end{aligned}$ |  | 罟 | $\left\|\begin{array}{l} 0 \\ \mathrm{O} \\ \mathrm{O} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \infty \\ & 0 \\ & 0 \\ & 0 \end{aligned}\right.$ | $\begin{aligned} & \underset{O}{8} \\ & \hline \mathbf{O} \end{aligned}$ | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline \underset{O}{\mathrm{O}} \\ \hline \end{array}$ | ƠO | O | OO | $\left\lvert\, \begin{aligned} & \mathbb{U} \\ & \hline 0 \end{aligned}\right.$ | $\begin{array}{\|l\|} 0 \\ 0 \\ 0 \end{array}$ | $\left\|\begin{array}{\|l\|} \hline 0 \\ \hline \mathbf{O} \end{array}\right\|$ | O | \％ |
| $\stackrel{\text { 은 }}{\stackrel{0}{\pi}}$ | $\begin{aligned} & \overline{\mathrm{z}} \\ & \mathrm{O} \\ & \underline{\mathrm{U}} \\ & \underline{Z} \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & 0 \\ & 0 \\ & \underline{y} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \substack{9 \\ \stackrel{1}{2} \\ \hline} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \bar{\omega} \\ & \underset{\sim}{2} \end{aligned}\right.$ | $\left.\begin{array}{\|l\|} \mathbb{N} \\ \underset{\sim}{2} \end{array} \right\rvert\,$ | $\left\lvert\, \begin{aligned} & \underset{\sim}{\mathscr{H}} \\ & \underset{\sim}{2} \end{aligned}\right.$ | $\left\|\begin{array}{l} \underset{\sim}{\mathscr{~}} \\ \underset{\sim}{2} \end{array}\right\|$ | $\begin{array}{\|l\|l} \stackrel{\leftrightarrow}{\infty} \\ \stackrel{\leftrightarrow}{2} \end{array}$ | $\begin{aligned} & \underset{\sim}{\mathrm{O}} \\ & \underline{2} \end{aligned}$ | $\begin{array}{\|l} \overline{\mathrm{U}} \\ \hline \end{array}$ | $\begin{aligned} & \underset{\sim}{\mathrm{U}} \\ & \underline{1} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \underset{\sim}{\mathrm{u}} \\ & \underline{1} \end{aligned}\right.$ | $\begin{aligned} & \text { U } \\ & \underline{U} \end{aligned}$ | $\left\|\begin{array}{l} \text { 巳O } \\ \underline{u} \end{array}\right\|$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{Q} \end{aligned}$ | $\begin{aligned} & \bar{U} \\ & \underline{Q} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{O} \\ & \underline{Q} \\ & \hline \end{aligned}\right.$ | $\begin{aligned} & \mathrm{O} \\ & \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathbf{U} \\ & \underline{Q} \end{aligned}\right.$ | $\begin{aligned} & \text { OO} \\ & 0 \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & \underline{Q} \end{aligned}\right.$ | $\begin{array}{\|c} \hat{0} \\ 0 \end{array}$ | $\left\lvert\, \begin{aligned} & \infty \\ & 0 \\ & 0 \\ & \hline 1 \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline 8 \\ 0 \\ \hline \end{array}$ | $\begin{aligned} & \text { 은 } \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{N}} \\ & \underline{1} \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \underset{\mathrm{~N}}{ } \end{aligned}$ | $\left\|\begin{array}{l} \mathrm{m} \\ \overline{0} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \text { n } \\ & \hline 0 \\ & 0 \end{aligned}\right.$ | $\begin{aligned} & \underline{0} \\ & \vdots \\ & \underline{1} \end{aligned}$ | $\begin{aligned} & \infty \\ & \overline{0} \\ & \underline{n} \\ & \hline \end{aligned}$ | $\begin{aligned} & 9 \\ & \overline{0} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{n} \end{aligned}$ | $\left\|\begin{array}{l} \overline{\mathrm{N}} \\ \underline{\mathrm{O}} \end{array}\right\|$ | N | N |

[^3]TABLE 3-6: TIMER REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR1 | 0100 | Timer1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PR1 | 0102 | Timer1 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| T1CON | 0104 | TON | - | TSIDL | - | - | - | - | - | - | TGATE | TCKPS1 | TCKPSO | - | TSYNC | TCS | - | 0000 |
| TMR2 | 0106 | Timer2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR3HLD | 0108 | Timer3 Holding Register (for 32-bit timer operations only) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR3 | 010A | Timer3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PR2 | 010C | Timer2 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| PR3 | 010E | Timer3 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| T2CON | 0110 | TON | - | TSIDL | - | - | - | - | - | - | TGATE | TCKPS1 | TCKPSO | T32 | - | TCS | - | 0000 |
| T3CON | 0112 | TON | - | TSIDL | - | - | - | - | - | - | TGATE | TCKPS1 | TCKPSO | - | - | TCS | - | 0000 |
| TMR4 | 0114 | Timer4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR5HLD | 0116 | Timer5 Holding Register (for 32-bit operations only) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR5 | 0118 | Timer5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PR4 | 011A | Timer4 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| PR5 | 011C | Timer5 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| T4CON | 011E | TON | - | TSIDL | - | - | - | - | - | - | TGATE | TCKPS1 | TCKPSO | T32 | - | TCS | - | 0000 |
| T5CON | 0120 | TON | - | TSIDL | - | - | - | - | - | - | TGATE | TCKPS1 | TCKPSO | - | - | TCS | - | 0000 |

TABLE 3-7: INPUT CAPTURE REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC1CON1 | 0140 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC1CON2 | 0142 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC1BUF | 0144 | Input Capture 1 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC1TMR | 0146 | Timer Value 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC2CON1 | 0148 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC2CON2 | 014A | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC2BUF | 014C | Input Capture 2 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC2TMR | 014E | Timer Value 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC3CON1 | 0150 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC3CON2 | 0152 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC3BUF | 0154 | Input Capture 3 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC3TMR | 0156 | Timer Value 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC4CON1 | 0158 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC4CON2 | 015A | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC4BUF | 015C | Input Capture 4 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC4TMR | 015E | Timer Value 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC5CON1 | 0160 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC5CON2 | 0162 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC5BUF | 0164 | Input Capture 5 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC5TMR | 0166 | Timer Value 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC6CON1 | 0168 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC6CON2 | 016A | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC6BUF | 016C | Input Capture 6 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC6TMR | 016E | Timer Value 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC7CON1 | 0170 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC7CON2 | 0172 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC7BUF | 0174 | Input Capture 7 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC7TMR | 0176 | Timer Value 7 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC8CON1 | 0178 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC8CON2 | 017A | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC8BUF | 017C | Input Capture 8 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC8TMR | 017E | Timer Value 8 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC9CON1 | 0180 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC9CON2 | 0182 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| IC9BUF | 0184 | Input Capture 9 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC9TMR | 0186 | Timer Value 9 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 3-8:

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \hline \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OC1CON1 | 0190 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | - | - | ENFLTO | - | - | OCFLTO | TRIGMODE | OCM2 | OCM1 | осмо | 0000 |
| OC1CON2 | 0192 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | - | - | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| OC1RS | 0194 | Output Compare 1 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC1R | 0196 | Output Compare 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC1TMR | 0198 | Timer Value 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC2CON1 | 019A | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | - | - | ENFLTO | - | - | OCFLTO | TRIGMODE | OCM2 | OCM1 | OCM0 | 0000 |
| OC2CON2 | 019C | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | - | - | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| OC2RS | 019E | Output Compare 2 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC2R | 01A0 | Output Compare 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC2TMR | 01A2 | Timer Value 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC3CON1 | 01A4 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | - | - | ENFLT0 | - | - | OCFLTO | TRIGMODE | OCM2 | OCM1 | осм0 | 0000 |
| OC3CON2 | 01A6 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | - | - | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| OC3RS | 01A8 | Output Compare 3 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC3R | 01AA | Output Compare 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC3TMR | 01AC | Timer Value 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC4CON1 | 01AE | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | - | - | ENFLTO | - | - | OCFLTO | TRIGMODE | OCM2 | OCM1 | ОСм0 | 0000 |
| OC4CON2 | 01B0 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | - | - | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| OC4RS | 01B2 | Output Compare 4 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC4R | 01B4 | Output Compare 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC4TMR | 01B6 | Timer Value 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC5CON1 | 01B8 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | - | - | ENFLTO | - | - | OCFLTO | TRIGMODE | OCM2 | OCM1 | OCM0 | 0000 |
| OC5CON2 | 01BA | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | - | - | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| OC5RS | 01BC | Output Compare 5 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC5R | 01BE | Output Compare 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC5TMR | 01C0 | Timer Value 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC6CON1 | 01C2 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | - | - | ENFLTO | - | - | OCFLTO | TRIGMODE | OCM2 | OCM1 | ОСМ0 | 0000 |
| OC6CON2 | 01C4 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | - | - | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| OC6RS | 01C6 | Output Compare 6 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC6R | 01C8 | Output Compare 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC6TMR | 01CA | Timer Value 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC7CON1 | 01CC | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | - | - | ENFLTO | - | - | OCFLTO | TRIGMODE | OCM2 | OCM1 | Осмо | 0000 |
| OC7CON2 | 01CE | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | - | - | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 0000 |
| OC7RS | 01D0 | Output Compare 7 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC7R | 01D2 | Output Compare 7 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC7TMR | 01D4 | Timer Value 7 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |



## TABLE 3-9: $\quad I^{2} C^{\text {TM }}$ REGISTER MAP


TABLE 3-10: UART REGISTER MAPS

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1MODE | 0220 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U1STA | 0222 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U1TXREG | 0224 | - | - | - | - | - | - | - |  |  |  |  | mit Regis |  |  |  |  | xxxx |
| U1RXREG | 0226 | - | - | - | - | - | - | - |  |  |  | Rec | ive Regis |  |  |  |  | 0000 |
| U1BRG | 0228 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U2MODE | 0230 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U2STA | 0232 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U2TXREG | 0234 | - | - | - | - | - | - | - | Transmit Register |  |  |  |  |  |  |  |  | xxxx |
| U2RXREG | 0236 | - | - | - | - | - | - | - | Receive Register |  |  |  |  |  |  |  |  | 0000 |
| U2BRG | 0238 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U3MODE | 0250 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U3STA | 0252 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U3TXREG | 0254 | - | - | - | - | - | - | - | Transmit Register |  |  |  |  |  |  |  |  | xxxx |
| U3RXREG | 0256 | - | - | - | - | - | - | - | Receive Register |  |  |  |  |  |  |  |  | 0000 |
| U3BRG | 0258 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U4MODE | 02B0 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U4STA | 02B2 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U4TXREG | 02B4 | - | - | - | - | - | - | - | Transmit Register |  |  |  |  |  |  |  |  | xxxx |
| U4RXREG | 02B6 | - | - | - | - | - | - | - | Receive Register |  |  |  |  |  |  |  |  | 0000 |
| U4BRG | 02B8 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| Legend: | - = | me |  |  |  |  | mal. |  |  |  |  |  |  |  |  |  |  |  |


| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI1STAT | 0240 | SPIEN | - | SPISIDL | - | - | SPIBEC2 | SPIBEC1 | SPIBECO | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISELO | SPITBF | SPIRBF | 0000 |
| SPI1CON1 | 0242 | - | - | - | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 | 0000 |
| SPI1CON2 | 0244 | FRMEN | SPIFSD | SPIFPOL | - | - | - | - | - | - | - | - | - | - | - | SPIFE | SPIBEN | 0000 |
| SPI1BUF | 0248 | Transmit and Receive Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI2STAT | 0260 | SPIEN | - | SPISIDL | - | - | SPIBEC2 | SPIBEC1 | SPIBECO | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISELO | SPITBF | SPIRBF | 0000 |
| SPI2CON1 | 0262 | - | - | - | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 | 0000 |
| SPI2CON2 | 0264 | FRMEN | SPIFSD | SPIFPOL | - | - | - | - | - | - | - | - | - | - | - | SPIFE | SPIBEN | 0000 |
| SPI2BUF | 0268 | Transmit and Receive Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI3STAT | 0280 | SPIEN | - | SPISIDL | - | - | SPIBEC2 | SPIBEC1 | SPIBECO | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISELO | SPITBF | SPIRBF | 0000 |
| SPI3CON1 | 0282 | - | - | - | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPREO | 0000 |
| SPI3CON2 | 0284 | FRMEN | SPIFSD | SPIFPOL | - | - | - | - | - | - | - | - | - | - | - | SPIFE | SPIBEN | 0000 |
| SPI3BUF | 0288 | Transmit and Receive Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| Legend: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 3-12: PORTA REGISTER MAP ${ }^{(1)}$


TABLE 3-16: PORTE REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit $9^{(1)}$ | Bit $8^{(1)}$ | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISE | 02E0 | - | - | - | - | - | - | TRISE9 | TRISE8 | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 03FF |
| PORTE | 02E2 | - | - | - | - | - | - | RE9 | RE8 | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | xxxx |
| LATE | 02E4 | - | - | - | - | - | - | LATE9 | LATE8 | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | xxxx |
| ODCE | 02E6 | - | - | - | - | - | - | ODE9 | ODE8 | ODE7 | ODE6 | ODE5 | ODE4 | ODE3 | ODE2 | ODE1 | ODEO | 0000 |

TABLE 3-20: ADC REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1BUF0 | 0300 |  |  |  |  |  |  |  | ADC Dat | Buffer 0 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF1 | 0302 |  |  |  |  |  |  |  | ADC Dat | Buffer 1 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF2 | 0304 |  |  |  |  |  |  |  | ADC Dat | Buffer 2 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF3 | 0306 |  |  |  |  |  |  |  | ADC Dat | Buffer 3 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF4 | 0308 |  |  |  |  |  |  |  | ADC Dat | Buffer 4 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF5 | 030A |  |  |  |  |  |  |  | ADC Dat | Buffer 5 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF6 | 030C |  |  |  |  |  |  |  | ADC Dat | Buffer 6 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF7 | 030E |  |  |  |  |  |  |  | ADC Dat | Buffer 7 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF8 | 0310 |  |  |  |  |  |  |  | ADC Dat | Buffer 8 |  |  |  |  |  |  |  | xxxx |
| ADC1BUF9 | 0312 |  |  |  |  |  |  |  | ADC Dat | Buffer 9 |  |  |  |  |  |  |  | xxxx |
| ADC1BUFA | 0314 |  |  |  |  |  |  |  | ADC Dat | Buffer 10 |  |  |  |  |  |  |  | xxxx |
| ADC1BUFB | 0316 |  |  |  |  |  |  |  | ADC Dat | Buffer 11 |  |  |  |  |  |  |  | xxxx |
| ADC1BUFC | 0318 |  |  |  |  |  |  |  | ADC Dat | Buffer 12 |  |  |  |  |  |  |  | xxxx |
| ADC1BUFD | 031A |  |  |  |  |  |  |  | ADC Dat | Buffer 13 |  |  |  |  |  |  |  | xxxx |
| ADC1BUFE | 031C |  |  |  |  |  |  |  | ADC Dat | Buffer 14 |  |  |  |  |  |  |  | xxxx |
| ADC1BUFF | 031E |  |  |  |  |  |  |  | ADC Dat | Buffer 15 |  |  |  |  |  |  |  | xxxx |
| AD1CON1 | 0320 | ADON | - | ADSIDL | - | - | - | FORM1 | FORM0 | SSRC2 | SSRC1 | SSRC0 | - | - | ASAM | SAMP | DONE | 0000 |
| AD1CON2 | 0322 | VCFG2 | VCFG1 | VCFG0 | $r$ | - | CSCNA | - | - | BUFS | - | SMPI3 | SMPI2 | SMPI1 | SMPIO | BUFM | ALTS | 0000 |
| AD1CON3 | 0324 | ADRC | r | $r$ | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 | ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 | 0000 |
| AD1CHS0 | 0328 | CHONB | - | - | CH0SB4 | CH0SB3 | CHOSB2 | CH0SB1 | CHOSB0 | CHONA | - | - | CHOSA4 | CHOSA3 | CHOSA2 | CHOSA1 | CHOSAO | 0000 |
| AD1PCFGH | 032A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | PCFG17 | PCFG16 | 0000 |
| AD1PCFGL | 032C | PCFG15 | PCFG14 | PCFG13 | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 | PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0000 |
| AD1CSSL | 0330 | CSSL15 | CSSL14 | CSSL13 | CSSL12 | CSSL11 | CSSL10 | CSSL9 | CSSL8 | CSSL7 | CSSL6 | CSSL5 | CSSL4 | CSSL3 | CSSL2 | CSSL1 | CSSLO | 0000 |
| AD1CSSH | 0332 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CSS17 | CSS16 | 0000 |

## TABLE 3-21: CTMU REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTMUCON | 033C | CTMUEN | - | CTMUSIDL | TGEN | EDGEN | EDGSEQEN | IDISSEN | CTTRIG | EDG2POL | EDG2SEL1 | EDG2SELO | EDG1POL | EDG1SEL1 | EDG1SEL0 | EDG2STAT | EDG1STAT | 0000 |
| CTMUICON | 033E | ITRIM5 | ITRIM4 | ITRIM3 | ITRIM2 | ITRIM1 | ITRIM0 | IRNG1 | IRNG0 | - | - | - | - | - | - | - | - | 0000 |

TABLE 3-22: USB OTG REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U10TGIR | 0480 | - | - | - | - | - | - | - | - | IDIF | T1MSECIF | LSTATEIF | ACTVIF | SESVDIF | SESENDIF | - | VBUSVDIF | 0000 |
| U1OTGIE | 0482 | - | - | - | - | - | - | - | - | IDIE | T1MSECIE | LSTATEIE | ACTVIE | SESVDIE | SESENDIE | - | VBUSVDIE | 0000 |
| U1OTGSTAT | 0484 | - | - | - | - | - | - | - | - | ID | - | LSTATE | - | SESVD | SESEND | - | VBUSVD | 0000 |
| U1OTGCON | 0486 | - | - | - | - | - | - | - | - | DPPULUP | DMPULUP | DPPULDWN | DMPULDWN | VBUSON | OTGEN | VBUSCHG | VBUSDIS | 0000 |
| U1PWRC | 0488 | - | - | - | - | - | - | - | - | UACTPND | - | - | USLPGRD | - | - | USUSPND | USBPWR | 0000 |
| U11R | 048A ${ }^{(1)}$ | - | - | - | - | - | - | - | - | STALLIF | - | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | URSTIF | 0000 |
|  |  | - | - | - | - | - | - | - | - | STALLIF | ATTACHIF ${ }^{(1)}$ | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | DETACHIF ${ }^{(1)}$ | 0000 |
| U1IE | 048C ${ }^{(1)}$ | - | - | - | - | - | - | - | - | STALLIE | - | RESUMEIE | IDLEIE | TRNIE | SOFIE | UERRIE | URSTIE | 0000 |
|  |  | - | - | - | - | - | - | - | - | STALLIE | ATTACHIE ${ }^{(1)}$ | RESUMEIE | IDLEIE | TRNIE | SOFIE | UERRIE | DETACHIE ${ }^{(1)}$ | 0000 |
| U1EIR | 048E ${ }^{(1)}$ | - | - | - | - | - | - | - | - | BTSEF | - | DMAEF | BTOEF | DFN8EF | CRC16EF | CRC5EF | PIDEF | 0000 |
|  |  | - | - | - | - | - | - | - | - | BTSEF | - | DMAEF | BTOEF | DFN8EF | CRC16EF | EOFEF ${ }^{(1)}$ | PIDEF | 0000 |
| U1EIE | 0490 ${ }^{(1)}$ | - | - | - | - | - | - | - | - | BTSEE | - | DMAEE | BTOEE | DFN8EE | CRC16EE | CRC5EE | PIDEE | 0000 |
|  |  | - | - | - | - | - | - | - | - | BTSEE | - | DMAEE | BTOEE | DFN8EE | CRC16EE | EOFEE ${ }^{(1)}$ | PIDEE | 0000 |
| U1STAT | 0492 | - | - | - | - | - | - | - | - | ENDPT3 | ENDPT2 | ENDPT1 | ENDPTO | DIR | PPBI | - | - | 0000 |
| U1CON | 0494 ${ }^{(1)}$ | - | - | - | - | - | - | - | - | - | SEO | PKTDIS | - | HOSTEN | RESUME | PPBRST | USBEN | 0000 |
|  |  | - | - | - | - | - | - | - | - | JSTATE ${ }^{(1)}$ | SEO | TOKBUSY | RESET | HOSTEN | RESUME | PPBRST | SOFEN ${ }^{(1)}$ | 0000 |
| U1ADDR | 0496 | - | - | - | - | - | - | - | - | LSPDEN ${ }^{(1)}$ | USB Device Address (DEVADDR) Register |  |  |  |  |  |  | 0000 |
| U1BDTP1 | 0498 | - | - | - | - | - | - | - | - | Buffer Descriptor Table Base Address Register |  |  |  |  |  |  | - | 0000 |
| U1FRML | 049A | - | - | - | - | - | - | - | - | Frame Count Register Low Byte |  |  |  |  |  |  |  | 0000 |
| U1FRMH | 049C | - | - | - | - | - | - | - | - | Frame Count Register High Byte |  |  |  |  |  |  |  | 0000 |
| U1TOK ${ }^{(2)}$ | 049E | - | - | - | - | - | - | - | - | PID3 | PID2 | PID1 | PIDO | EP3 | EP2 | EP1 | EP0 | 0000 |
| U1SOF ${ }^{(2)}$ | 04A0 | - | - | - | - | - | - | - | - | Start-Of-Frame Count Register |  |  |  |  |  |  |  | 0000 |
| U1CNFG1 | 04A6 | - | - | - | - | - | - | - | - | UTEYE | UOEMON | - | USBSIDL | - | - | PPB1 | PPB0 | 0000 |
| U1CNFG2 | 04A8 | - | - | - | - | - | - | - | - | - | - | - | PUVBUS | EXTI2CEN | UVBUSDIS | UVCMPDIS | UTRDIS | 0000 |
| $\begin{aligned} & \text { Legend: } \\ & \text { Note } \quad 1: \\ & \\ & \\ & \\ & 2: \end{aligned}$ | $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. Alternate register or bit definitions when the module is operating in Host mode. This register is available in Host mode only. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 3-22: USB OTG REGISTER MAP (CONTINUED)

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1EP0 | 04AA | - | - | - | - | - | - | - | - | LSPD ${ }^{(1)}$ | RETRYDIS ${ }^{(1)}$ | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP1 | 04AC | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP2 | 04AE | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP3 | 04B0 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP4 | 04B2 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP5 | 04B4 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP6 | 04B6 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP7 | 04B8 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP8 | 04BA | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP9 | 04BC | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP10 | 04BE | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP11 | 04C0 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP12 | 04C2 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP13 | 04C4 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP14 | 04C6 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP15 | 04C8 | - | - | - | - | - | - | - | - | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1PWMRRS | 04CC | USB Power Supply PWM Duty Cycle Register |  |  |  |  |  |  |  | USB Power Supply PWM Period Register |  |  |  |  |  |  |  | 0000 |
| U1PWMCON | 04CE | PWMEN | - | - | - | - | - | PWMPOL | CNTEN | - | - | - | - | - | - | - | - | 0000 |
| Legend: <br> Note 1: <br> 2: | - = unim Alternate This reg | mplemented | , read as bit defini able in H | '0'. Rese | values a the mod nly. | shown | hexade | cimal. |  |  |  |  |  |  |  |  |  |  |

[^4]7\mathrm{ Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
\bullet
\bullet
001 = Interrupt is priority 1
0 0 0 = ~ I n t e r r u p t ~ s o u r c e ~ i s ~ d i s a b l e d ~
bit 11 Unimplemented: Read as ' 0'
bit 10-8 OC6IP2:OC6IP0: Output Compare Channel 6 Interrupt Priority bits
1 1 1 = Interrupt is priority 7 (highest priority interrupt)
\bullet
\bullet
-
001 = Interrupt is priority 1
000= Interrupt source is disabled
bit 7 Unimplemented: Read as ' }0\mathrm{ '
bit 6-4 OC5IP2:OC5IP0: Output Compare Channel 5 Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
•
•
001 = Interrupt is priority 1
000 = Interrupt source is disabled
bit 3 Unimplemented: Read as '0'
bit 2-0 IC6IP2:IC6IP0: Input Capture Channel }6\mathrm{ Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
\bullet
•
•
001 = Interrupt is priority 1
000= Interrupt source is disabled

```

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 6-28: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & PMPIP2 & PMPIP1 & PMPIP0 & - & OC8IP2 & OC8IP1 & OC8IP0 \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplement & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=B\) \\
\hline
\end{tabular}
bit 15-7 Unimplemented: Read as ' 0 '
bit 6-4 PMPIP2:PMPIP0: Parallel Master Port Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled
bit \(3 \quad\) Unimplemented: Read as ' 0 '
bit 2-0 OC8IP2:OC8IP0: Output Compare Channel 8 Interrupt Priority bits
\(111=\) Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled

\section*{REGISTER 6-29: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & MI2C2P2 & MI2C2P1 & MI2C2P0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & SI2C2P2 & SI2C2P1 & SI2C2P0 & - & - & - & - \\
\hline bit 7
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-11 & Unimplemented: Read as '0' \\
bit 10-8 & MI2C2P2:MI2C2P0: Master I2C2 Event Interrupt Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 7 7 & Unimplemented: Read as '0' \\
bit 6-4 & SI2C2P2:SI2C2P0: Slave I2C2 Event Interrupt Priority bits \\
& 111 = Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
bit 3-0 & \(000=\) Interrupt source is disabled \\
& Unimplemented: Read as ' 0 '
\end{tabular}

REGISTER 6-30: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & INT4IP2 & INT4IP1 & INT4IP0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}

\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 ' \(\quad\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-11 & Unimplemented: Read as '0' \\
bit 10-8 & INT4IP2:INT4IP0: External Interrupt 4 Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 7 & Unimplemented: Read as ' 0 ' \\
bit 6-4 & INT3IP2:INT3IP0: External Interrupt 3 Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 3-0 & Unimplemented: Read as ' 0 '
\end{tabular}

\section*{REGISTER 6-31: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & RTCIP2 & RTCIP1 & RTCIP0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|l|l|l|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 7 & & & \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-11 & Unimplemented: Read as ' 0 ' \\
bit 10-8 & RTCIP2:RTCIP0: Real-Time Clock/Calendar Interrupt Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 7-0 & Unimplemented: Read as ' 0 '
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 6-32: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & CRCIP2 & CRCIP1 & CRCIP0 & - & U2ERIP2 & U2ERIP1 & U2ERIP0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & U1ERIP2 & U1ERIP1 & U1ERIP0 & - & - & - & - \\
\hline bit 7
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline & Unimplemented: Read as ' 0 ' \\
\hline bit 14-12 & \begin{tabular}{l}
CRCIP2:CRCIP0: CRC Generator Error Interrupt Priority bits \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as '0' \\
\hline bit 10-8 & \begin{tabular}{l}
U2ERIP2:U2ERIP0: UART2 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
001 = Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7 & Unimplemented: Read as ' 0 ' \\
\hline bit 6-4 & \begin{tabular}{l}
U1ERIP2:U1ERIP0: UART1 Error Interrupt Priority bits \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline
\end{tabular}
bit 3-0 Unimplemented: Read as ' 0 '

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 6-33: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & LVDIP2 & LVDIP1 & LVDIP0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-3 & Unimplemented: Read as ' 0 ' \\
bit 2-0 & LVDIP2:LVDIP0: Low-Voltage Detect Interrupt Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled
\end{tabular}

REGISTER 6-34: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & CTMUIP2 & CTMUIP1 & CTMUIP0 & - & - & - & - \\
\hline bit 7
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-7 & Unimplemented: Read as ' 0 ' \\
bit 6-4 & CTMUIP2:CTMUIP0: CTMU Interrupt Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
bit 3-0 & \(000=\) Interrupt source is disabled \\
& Unimplemented: Read as ' 0 '
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 6-35: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & U3TXIP2 & U3TXIP1 & U3TXIP0 & - & U3RXIP2 & U3RXIP1 & U3RXIP0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & U3ERIP2 & U3ERIP1 & U3ERIP0 & - & - & - & - \\
\hline bit 7
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as '0' \\
\hline bit 14-12 & \begin{tabular}{l}
U3TXIP2:U3TXIP0: UART3 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline bit 10-8 & \begin{tabular}{l}
U3RXIP2:U3RXIP0: UART3 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7 & Unimplemented: Read as '0' \\
\hline bit 6-4 & \begin{tabular}{l}
U3ERIP2:U3ERIP0: UART3 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline
\end{tabular}
bit 3-0 Unimplemented: Read as ' 0 '

\section*{REGISTER 6-36: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & U4ERIP2 & U4ERIP1 & U4ERIP0 & - & USB1IP2 & USB1IP1 & USB1IP0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & MI2C3P2 & MI2C3P1 & MI2C3P0 & - & SI2C3P2 & SI2C3P1 & SI2C3P0 \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplement & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline & \\
\hline bit 14-12 & \begin{tabular}{l}
U4ERIP2:U4ERIP0: UART4 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline bit 10-8 & \begin{tabular}{l}
USB1IP2:USB1IP0: USB1 (USB OTG) Interrupt Priority bits \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7 & Unimplemented: Read as ' 0 ' \\
\hline bit 6-4 & \begin{tabular}{l}
MI2C3P2:MI2C3P0: Master I2C3 Event Interrupt Priority bits \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 3 & Unimplemented: Read as ' 0 ' \\
\hline bit 2-0 & \begin{tabular}{l}
SI2C3P2:SI2C3P0: Slave I2C3 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 6-37: IPC22: INTERRUPT PRIORITY CONTROL REGISTER 22
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & SPI3IP2 & SPI3IP1 & SPI3IP0 & - & SPF3IP2 & SPF3IP1 & SPF3IP0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline - & U4TXIP2 & U4TXIP1 & U4TXIP0 & - & U4RXIP2 & U4RXIP1 & U4RXIP0 \\
\hline \multicolumn{8}{|l|}{bit 7 bit} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown \(\quad\).
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as '0' \\
\hline \multirow[t]{7}{*}{bit 14-12} & SPI3IP2:SP3IP0: SPI3 Event Interrupt Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & 001 = Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{7}{*}{bit 10-8} & SPF3IP2:SPF3IP0: SPI3 Fault Interrupt Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & \\
\hline & \\
\hline & - \\
\hline & 001 = Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 7 & Unimplemented: Read as '0' \\
\hline \multirow[t]{7}{*}{bit 6-4} & U4TXIP2:U4TXIP0: UART4 Transmitter Interrupt Priority bits \\
\hline & 111 = Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 3 & Unimplemented: Read as '0' \\
\hline \multirow[t]{7}{*}{bit 2-0} & U4RXIP2:U4RXIP0: UART4 Receiver Interrupt Priority bits \\
\hline & 111 = Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline
\end{tabular}

\section*{REGISTER 6-38: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & IC9IP2 & IC9IP1 & IC9IP0 & - & OC9IP2 & OC9IP1 & OC9IP0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-7 & Unimplemented: Read as ' 0 ' \\
bit 6-4 & IC9IP2:IC9IP0: Input Capture Channel 9 Interrupt Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 3 & Unimplemented: Read as ' 0 ' \\
bit 2-0 & OC9IP2:OC9IP0: Output Compare Channel 9 Interrupt Priority bits \\
& 111 = Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{6.4 Interrupt Setup Procedures}

\subsection*{6.4.1 INITIALIZATION}

To configure an interrupt source:
1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
2. Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to priority level 4.
3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

\subsection*{6.4.2 INTERRUPT SERVICE ROUTINE}

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

\subsection*{6.4.3 TRAP SERVICE ROUTINE}

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

\subsection*{6.4.4 INTERRUPT DISABLE}

All user interrupts can be disabled using the following procedure:
1. Push the current \(S R\) value onto the software stack using the PUSH instruction.
2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.
Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

\subsection*{7.0 OSCILLATOR CONFIGURATION}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 6. Oscillator" (DS39700).
The oscillator system for PIC24FJ256GB110 family devices has the following features:
- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- An on-chip USB PLL block to provide a stable 48 MHz clock for the USB module as well as a range of frequency options for the system clock
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware
A simplified diagram of the oscillator system is shown in Figure 7-1.

FIGURE 7-1: PIC24FJ256GB110 FAMILY CLOCK DIAGRAM


\section*{PIC24FJ256GB110 FAMILY}

\subsection*{7.1 CPU Clocking Scheme}

The system clock source can be provided by one of four sources:
- Primary Oscillator (POSC) on the OSCl and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Fast Internal RC (FRC) Oscillator
- Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal USB PLL block, which generates both the USB module clock and a separate system clock from the 96 MHZ PLL. Refer to Section 7.5 "Oscillator Modes and USB Operation" for additional information.
The internal FRC provides an 8 MHz clock source. It can optionally be reduced by the programmable clock divider to provide a range of system clock frequencies.
The selected clock source generates the processor and peripheral clock sources. The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

\subsection*{7.2 Initial Configuration on POR}

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 25.1 "Configuration Bits" for further details). The Primary Oscillator Configuration bits, POSCMD1:POSCMD0 (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC2:FNOSC0 (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator with postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.
The Configuration bits allow users to choose between the various clock modes, shown in Table 7-1.

\subsection*{7.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS}

The FCKSM Configuration bits (Configuration Word \(2<7: 6>\) ) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed (' 0 '). The FSCM is enabled only when FCKSM1:FCKSM0 are both programmed (' 00 ’).

TABLE 7-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Oscillator Mode } & Oscillator Source & \begin{tabular}{c} 
POSCMD1: \\
POSCMD0
\end{tabular} & \begin{tabular}{c} 
FNOSC2: \\
FNOSC0
\end{tabular} & Note \\
\hline \hline \begin{tabular}{l} 
Fast RC Oscillator with Postscaler \\
(FRCDIV)
\end{tabular} & Internal & 11 & 111 & \(\mathbf{1 , 2}\) \\
\hline (Reserved) & Internal & xx & 110 & \(\mathbf{1}\) \\
\hline Low-Power RC Oscillator (LPRC) & Internal & 11 & 101 & \(\mathbf{1}\) \\
\hline \begin{tabular}{l} 
Secondary (Timer1) Oscillator \\
(SOSC)
\end{tabular} & Secondary & 11 & 100 & \(\mathbf{1}\) \\
\hline \begin{tabular}{l} 
Primary Oscillator (XT) with PLL \\
Module (XTPLL)
\end{tabular} & Primary & 01 & 011 & \\
\hline \begin{tabular}{l} 
Primary Oscillator (EC) with PLL \\
Module (ECPLL)
\end{tabular} & Primary & 00 & 011 & \\
\hline Primary Oscillator (HS) & Primary & 10 & 010 & \\
\hline Primary Oscillator (XT) & Primary & 01 & 001 & \\
\hline Primary Oscillator (EC) & Primary & 11 & 000 & \(\mathbf{1}\) \\
\hline \begin{tabular}{l} 
Fast RC Oscillator with PLL Module \\
(FRCPLL)
\end{tabular} & Internal & 11 & \(\mathbf{1}\) \\
\hline Fast RC Oscillator (FRC) & Internal & & 0010 \\
\hline
\end{tabular}

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.
2: This is the default oscillator mode for an unprogrammed (erased) device.

\subsection*{7.3 Control Registers}

The operation of the oscillator is controlled by three Special Function Registers:
- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 7-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.
The CLKDIV register (Register 7-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator. The OSCTUN register (Register 7-3) allows the user to fine tune the FRC oscillator over a range of approximately \(\pm 12 \%\).

\section*{REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & R-0 & R-0 & R-0 & U-0 & R/W- \(x^{(1)}\) & R/W- \(x^{(1)}\) & R/W-x \({ }^{(1)}\) \\
\hline- & COSC2 & COSC1 & COSC0 & - & NOSC2 & NOSC1 & NOSC0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/SO-0 & R/W-0 & R-0 \\
\\
\hline \multicolumn{8}{|c|}{} & U-0 \\
CLKLOCK & IOLOCK \(^{(\mathbf{2})}\) & LOCK & - & CF & POSCEN & SOSCEN & OSWEN \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & CO = Clear Only bit & SO = Set Only bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 Unimplemented: Read as ' 0 '
bit 14-12 COSC2:COSC0: Current Oscillator Selection bits
111 = Fast RC Oscillator with Postscaler (FRCDIV)
\(110=\) Reserved
101 = Low-Power RC Oscillator (LPRC)
\(100=\) Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
\(010=\) Primary Oscillator (XT, HS, EC)
\(001=\) Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
\(000=\) Fast RC Oscillator (FRC)
bit 11 Unimplemented: Read as ' 0 '
bit 10-8 NOSC2:NOSCO: New Oscillator Selection bits \({ }^{(1)}\)
111 = Fast RC Oscillator with Postscaler (FRCDIV)
\(110=\) Reserved
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
010 = Primary Oscillator (XT, HS, EC)
\(001=\) Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
\(000=\) Fast RC Oscillator (FRC)
Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ' 1 ', once the IOLOCK bit is set, it cannot be cleared.
3: Also resets to ' 0 ' during any valid clock switch or whenever a non-PLL clock mode is selected.

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)}
\begin{tabular}{|c|c|}
\hline \multirow[t]{6}{*}{bit 7} & CLKLOCK: Clock Selection Lock Enabled bit \\
\hline & If FSCM is enabled (FCKSM1 = 1): \\
\hline & 1 = Clock and PLL selections are locked \\
\hline & \(0=\) Clock and PLL selections are not locked and may be modified by setting the OSWEN bit \\
\hline & If FSCM is disabled (FCKSM1 = 0): \\
\hline & Clock and PLL selections are never locked and may be modified by setting the OSWEN bit. \\
\hline \multirow[t]{3}{*}{bit 6} & IOLOCK: I/O Lock Enable bit \({ }^{(2)}\) \\
\hline & 1 = I/O lock is active \\
\hline & \(0=1 / \mathrm{O}\) lock is not active \\
\hline \multirow[t]{3}{*}{bit 5} & LOCK: PLL Lock Status bit \({ }^{(3)}\) \\
\hline & \(1=\) PLL module is in lock or PLL module start-up timer is satisfied \\
\hline & \(0=\) PLL module is out of lock, PLL start-up timer is running or PLL is disabled \\
\hline bit 4 & Unimplemented: Read as '0' \\
\hline \multirow[t]{3}{*}{bit 3} & CF: Clock Fail Detect bit \\
\hline & 1 = FSCM has detected a clock failure \\
\hline & \(0=\) No clock failure has been detected \\
\hline \multirow[t]{3}{*}{bit 2} & POSCEN: Primary Oscillator Sleep Enable bit \\
\hline & \(1=\) Primary oscillator continues to operate during Sleep mode \\
\hline & \(0=\) Primary oscillator disabled during Sleep mode \\
\hline \multirow[t]{3}{*}{bit 1} & SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit \\
\hline & 1 = Enable secondary oscillator \\
\hline & 0 = Disable secondary oscillator \\
\hline \multirow[t]{2}{*}{bit 0} & OSWEN: Oscillator Switch Enable bit \\
\hline & \[
\begin{aligned}
& 1=\text { Initiate an oscillator switch to clock source specified by NOSC2:NOSC0 bits } \\
& 0=\text { Oscillator switch is complete }
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ' 1 ', once the IOLOCK bit is set, it cannot be cleared.
3: Also resets to ' 0 ' during any valid clock switch or whenever a non-PLL clock mode is selected.

REGISTER 7-2: CLKDIV: CLOCK DIVIDER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-1 \\
\hline ROI & DOZE2 & DOZE1 & DOZE0 & DOZEN \(^{(1)}\) & RCDIV2 & RCDIV1 & RCDIV0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|ccc|c|c|}
\hline R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline CPDIV1 & CPDIV0 & - & - & - & - & - & - \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15 ROI: Recover on Interrupt bit
\(1=\) Interrupts clear the DOZEN bit and reset the CPU peripheral clock ratio to 1:1
\(0=\) Interrupts have no effect on the DOZEN bit
bit 14-12 DOZE2:DOZE0: CPU Peripheral Clock Ratio Select bits
\(111=1: 128\)
\(110=1: 64\)
\(101=1: 32\)
\(100=1: 16\)
\(011=1: 8\)
\(010=1: 4\)
\(001=1: 2\)
\(000=1: 1\)
bit 11 DOZEN: DOZE Enable bit \({ }^{(1)}\)
1 = DOZE2:DOZE0 bits specify the CPU peripheral clock ratio
\(0=\) CPU peripheral clock ratio set to 1:1
bit 10-8 RCDIV2:RCDIV0: FRC Postscaler Select bits
\(111=31.25 \mathrm{kHz}\) (divide by 256)
\(110=125 \mathrm{kHz}\) (divide by 64)
\(101=250 \mathrm{kHz}\) (divide by 32)
\(100=500 \mathrm{kHz}\) (divide by 16)
\(011=1 \mathrm{MHz}\) (divide by 8)
\(010=2 \mathrm{MHz}\) (divide by 4)
\(001=4 \mathrm{MHz}\) (divide by 2)
\(000=8 \mathrm{MHz}\) (divide by 1)
bit 7-6 CPDIV1:CPDIV0: USB System Clock Select bits (postscaler select from 32 MHz clock branch)
\(11=4 \mathrm{MHz}(\text { divide by } 8)^{(2)}\)
\(10=8 \mathrm{MHz}\left(\right.\) divide by 4) \({ }^{\mathbf{( 2 )}}\)
\(01=16 \mathrm{MHz}\) (divide by 2)
\(00=32 \mathrm{MHz}\) (divide by 1)
bit 5-0 Unimplemented: Read as ' 0 '
Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.
2: This setting is not allowed while the USB module is enabled.

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 7-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & TUN5 \({ }^{\mathbf{1}}\) & TUN4 \({ }^{(1)}\) & TUN3 \({ }^{(1)}\) & TUN2 \({ }^{(1)}\) & TUN1 \({ }^{1}\) ) & TUN0 \({ }^{(1)}\) \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as '0' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-6 Unimplemented: Read as ' 0 '
bit 5-0 TUN5:TUN0: FRC Oscillator Tuning bits
011111 = Maximum frequency deviation
\(011110=\)
-
-
-
\(000001=\)
\(000000=\) Center frequency, oscillator is running at factory calibrated frequency
\(111111=\)
-
-
-
\(100001=\)
\(100000=\) Minimum frequency deviation
Note 1: Increments or decrements of TUN5:TUN0 may not change the FRC frequency in equal steps over the FRC tuning range, and may not be monotonic.

\subsection*{7.4 Clock Switching Operation}

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The primary oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

\subsection*{7.4.1 ENABLING CLOCK SWITCHING}

To enable clock switching, the FCKSM1 Configuration bit in CW2 must be programmed to ' 0 '. (Refer to Section 25.1 "Configuration Bits" for further details.) If the FCKSM1 Configuration bit is unprogrammed (' 1 '), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.
The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.
The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at ' 0 ' at all times.

\subsection*{7.4.2 OSCILLATOR SWITCHING SEQUENCE}

At a minimum, performing a clock switch requires this basic sequence:
1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
5. Set the OSWEN bit to initiate the oscillator switch.
Once the basic sequence is completed, the system clock hardware responds automatically as follows:
1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
2. If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or SOSC (if SOSCEN remains set).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:
1. Disable interrupts during the OSCCON register unlock and write sequence.
2. Execute the unlock sequence for the OSCCON high byte by writing 78 h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
4. Execute the unlock sequence for the OSCCON low byte by writing 46 h and 57 h to OSCCON<7:0> in two back-to-back instructions.
5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
6. Continue to execute code that is not clock sensitive (optional).
7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
8. Check to see if OSWEN is ' 0 '. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.
The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 7-1.

EXAMPLE 7-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING
```

;Place the new oscillator selection in W0
;OSCCONH (high byte) Unlock Sequence
MOV \#OSCCONH, w1
MOV \#0x78, w2
MOV \#0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV \#OSCCONL, w1
MOV \#0x46, w2
MOV \#0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,\#0

```

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{7.5 Oscillator Modes and USB Operation}

Because of the timing requirements imposed by USB, an internal clock of 48 MHz is required at all times while the USB module is enabled. Since this is well beyond the maximum CPU clock speed, a method is provided to internally generate both the USB and system clocks from a single oscillator source. PIC24FJ256GB110 family devices use the same clock structure as other PIC24FJ devices, but include a two-branch PLL system to generate the two clock signals.

The USB PLL block is shown in Figure 7-2. In this system, the input from the primary oscillator is divided down by a PLL prescaler to generate a 4 MHz output. This is used to drive an on-chip 96 MHz PLL frequency multiplier to drive the two clock branches. One branch uses a fixed divide-by-2 frequency divider to generate the 48 MHz USB clock. The other branch uses a fixed divide-by-3 frequency divider and configurable PLL prescaler/divider to generate a range of system clock frequencies. The CPDIV bits select the system clock speed; available clock options are listed in Table 7-2.

The USB PLL prescaler does not automatically sense the incoming oscillator frequency. The user must manually configure the PLL divider to generate the required 4 MHz output, using the PLLDIV2:PLLDIV0 Configuration bits. This limits the choices for primary oscillator frequency to a total of 8 possibilities, shown in Table 7-3.

TABLE 7-2: SYSTEM CLOCK OPTIONS DURING USB OPERATION
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
MCU Clock Division \\
(CPDIV1:CPDIV0)
\end{tabular} & \begin{tabular}{c} 
Microcontroller \\
Clock Frequency
\end{tabular} \\
\hline \hline None (00) & 32 MHz \\
\hline\(\div 2(01)\) & 16 MHz \\
\hline\(\div 4(10)\) & 8 MHz \\
\hline\(\div 8(11)\) & 4 MHz \\
\hline
\end{tabular}

TABLE 7-3: VALID PRIMARY OSCILLATOR CONFIGURATIONS FOR USB OPERATIONS
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Input Oscillator \\
Frequency
\end{tabular} & Clock Mode & \begin{tabular}{c} 
PLL Division \\
(PLLDIV2: \\
PLLDIV0)
\end{tabular} \\
\hline \hline 48 MHz & ECPLL & \(\div 12(111)\) \\
\hline 40 MHz & ECPLL & \(\div 10(110)\) \\
\hline 24 MHz & HSPLL, ECPLL & \(\div 6(101)\) \\
\hline 20 MHz & HSPLL, ECPLL & \(\div 5(100)\) \\
\hline 16 MHz & HSPLL, ECPLL & \(\div 4(011)\) \\
\hline 12 MHz & HSPLL, ECPLL & \(\div 3(010)\) \\
\hline 8 MHz & HSPLL, ECPLL & \(\div 2(001)\) \\
\hline 4 MHz & \(\mathrm{HSPLL}, \mathrm{ECPLL}\), & \(\div 1(000)\) \\
\hline
\end{tabular}

FIGURE 7-2: USB PLL BLOCK


\subsection*{7.5.1 CONSIDERATIONS FOR USB OPERATION}

When using the USB On-The-Go module in PIC24FJ256GB110 family devices, users must always observe these rules in configuring the system clock:
- For USB operation, the selected clock source (EC, HS or XT) must meet the USB clock tolerance requirements.
- The Primary Oscillator/PLL modes are the only oscillator configurations that permit USB operation. There is no provision to provide a separate external clock source to the USB module.
- While the FRCPLL Oscillator mode is available in these devices, it should never be used for USB applications. FRCPLL mode is still available when the application is not using the USB module. However, the user must always ensure that the FRC source is configured to provide a frequency of 4 MHz or 8 MHz (RCDIV2:RCDIV0 \(=001\) or 000 ), and that the USB PLL prescaler is configured appropriately.
- All other oscillator modes are available; however, USB operation is not possible when these modes are selected. They may still be useful in cases where other power levels of operation are desirable and the USB module is not needed (e.g., the application is sleeping and waiting for bus attachment).

\subsection*{7.6 Reference Clock Output}

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FJ256GB110 family devices can also be configured to provide a reference clock output signal to a port pin . This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.
This reference clock output is controlled by the REFOCON register (Register 7-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.
The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.
To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the POSCEN bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 7-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ROEN & - & ROSSLP & ROSEL & RODIV3 & RODIV2 & RODIV1 & RODIV0 \\
\hline \multicolumn{2}{|l|}{bit 15} & & & & & & bit 8 \\
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & - & - & - & - & - & - & - \\
\hline \multicolumn{2}{|l|}{bit 7} & & & & & & bit 0 \\
\hline \multicolumn{8}{|l|}{Legend:} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\(\mathrm{R}=\) Readable bit \\
\(-n=\) Value at POR
\end{tabular}}} & \multicolumn{2}{|l|}{\(W=\) Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline & & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit 15 ROEN: Reference Oscillator Output Enable bit
1 = Reference oscillator enabled on REFO pin
\(0=\) Reference oscillator disabled
bit \(14 \quad\) Unimplemented: Read as ' 0 '
bit 13 ROSSLP: Reference Oscillator Output Stop in Sleep bit
1 = Reference oscillator continues to run in Sleep
0 = Reference oscillator is disabled in Sleep
bit 12 ROSEL: Reference Oscillator Source Select bit
\(1=\) Primary oscillator used as the base clock. Note that the crystal oscillator must be enabled using the FOSC2:FOSC0 bits; crystal maintains the operation in Sleep mode.
\(0=\) System clock used as the base clock; base clock reflects any clock switching of the device
bit 11-8 RODIV3:RODIV0: Reference Oscillator Divisor Select bits
1111 = Base clock value divided by 32,768
\(1110=\) Base clock value divided by 16,384
\(1101=\) Base clock value divided by 8,192
\(1100=\) Base clock value divided by 4,096
1011 = Base clock value divided by 2,048
\(1010=\) Base clock value divided by 1,024
1001 = Base clock value divided by 512
1000 = Base clock value divided by 256
0111 = Base clock value divided by 128
\(0110=\) Base clock value divided by 64
0101 = Base clock value divided by 32
0100 = Base clock value divided by 16
0011 = Base clock value divided by 8
\(0010=\) Base clock value divided by 4
0001 = Base clock value divided by 2
0000 = Base clock value
bit 7-0 Unimplemented: Read as '0'

\subsection*{8.0 POWER-SAVING FEATURES}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 10. Power-Saving Features" (DS39698).

The PIC24FJ256GB110 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:
- Clock frequency
- Instruction-based Sleep and Idle modes
- Software controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

\subsection*{8.1 Clock Frequency and Clock Switching}

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 7.0 "Oscillator Configuration".

\subsection*{8.2 Instruction-Based Power-Saving Modes}

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 8-1.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

\subsection*{8.2.1 SLEEP MODE}

Sleep mode has these features:
- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.
The device will wake-up from Sleep mode on any of the these events:
- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

\section*{EXAMPLE 8-1: PWRSAV INSTRUCTION SYNTAX}
\begin{tabular}{lll} 
PWRSAV & \#SLEEP_MODE & ; Put the device into SLEEP mode \\
PWRSAV & \#IDLE_MODE & ; Put the device into IDLE mode
\end{tabular}

\subsection*{8.2.2 IDLE MODE}

Idle mode has these features:
- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 8.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:
- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

\subsection*{8.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS}

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

\subsection*{8.3 Doze Mode}

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE2:DOZE0 bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

\subsection*{8.4 Selective Peripheral Module Control}

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:
- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions include input capture, output compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

\subsection*{9.0 I/O PORTS}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 12. I/O Ports with Peripheral Pin Select (PPS)" (DS39711).

All of the device pins (except VDD, Vss, \(\overline{M C L R}\) and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

\subsection*{9.1 Parallel I/O (PIO) Ports}

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a
peripheral that shares the same pin. Figure 9-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.
When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.
All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a ' 1 ', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

\section*{FIGURE 9-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE}


\section*{PIC24FJ256GB110 FAMILY}

\subsection*{9.1.1 OPEN-DRAIN CONFIGURATION}

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5 V ) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

\subsection*{9.2 Configuring Analog Port Pins}

The AD1PCFGL and TRIS registers control the operation of the A/D port pins. Setting a port pin as an analog input also requires that the corresponding TRIS bit be set. If the TRIS bit is cleared (output), the digital output level (VOH or Vol) will be converted.
When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).
Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

\subsection*{9.2.1 I/O PORT WRITE/READ TIMING}

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

\subsection*{9.3 Input Change Notification}

The input change notification function of the I/O ports allows the PIC24FJ256GB110 family of devices to generate interrupt requests to the processor in response to a change of state on selected input pins. This feature is capable of detecting input change of states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 81 external inputs that may be selected (enabled) for generating an interrupt request on a change of state.
Registers CNEN1 through CNEN6 contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.
Each CN pin has a both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups) and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.
When the internal pull-up is selected, the pin pulls up to VDD -0.7 V (typical). Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.
Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

\section*{EXAMPLE 9-1: PORT WRITE/READ EXAMPLE}
\begin{tabular}{|lll|}
\hline MOV & 0xFF00, W0 & ; Configure PORTB \(<15: 8>\) as inputs \\
MOV W0, TRISBB & ; and PORTB \(<7: 0>\) as outputs \\
NOP & ; Delay 1 cycle \\
BTSS & PORTB, \#13 & ; Next Instruction
\end{tabular}

\subsection*{9.4 Peripheral Pin Select}

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.
The peripheral pin select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.
The peripheral pin select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

\subsection*{9.4.1 AVAILABLE PINS}

The peripheral pin select feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" or "RPIn" in their full pin designation, where " \(n\) " is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.
PIC24FJ256GB110 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected; these are numbered RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).
See Table 1-4 for a summary of pinout options in each package offering.

\subsection*{9.4.2 AVAILABLE PERIPHERALS}

The peripherals managed by the peripheral pin select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.
Peripheral pin select is not available for \(\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}\) change notification inputs, RTCC alarm outputs or peripherals with analog inputs.
A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

\subsection*{9.4.2.1 Peripheral Pin Select Function Priority}

When a pin selectable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Pin select peripherals never take priority over any analog functions associated with the pin.

\subsection*{9.4.3 CONTROLLING PERIPHERAL PIN SELECT}

Peripheral pin select features are controlled through two sets of Special Function Registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.
The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{9.4.3.1 Input Mapping}

The inputs of the peripheral pin select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 9-1 through Register 9-21). Each register contains two sets
of 6-bit fields, with each set associated with one of the pin selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of peripheral pin selections supported by the device.

\section*{TABLE 9-1: \(\quad\) SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) \({ }^{(1)}\)}
\begin{tabular}{|c|c|c|c|}
\hline Input Name & Function Name & Register & Function Mapping Bits \\
\hline External Interrupt 1 & INT1 & RPINR0 & INT1R5:INT1R0 \\
\hline External Interrupt 2 & INT2 & RPINR1 & INT2R5:INT2R0 \\
\hline External Interrupt 3 & INT3 & RPINR1 & INT3R5:INT3R0 \\
\hline External Interrupt 4 & INT4 & RPINR2 & INT4R5:INT4R0 \\
\hline Input Capture 1 & IC1 & RPINR7 & IC1R5:IC1R0 \\
\hline Input Capture 2 & IC2 & RPINR7 & IC2R5:IC2R0 \\
\hline Input Capture 3 & IC3 & RPINR8 & IC3R5:IC3R0 \\
\hline Input Capture 4 & IC4 & RPINR8 & IC4R5:IC4R0 \\
\hline Input Capture 5 & IC5 & RPINR9 & IC5R5:IC5R0 \\
\hline Input Capture 6 & IC6 & RPINR9 & IC6R5:IC6R0 \\
\hline Input Capture 7 & IC7 & RPINR10 & IC7R5:IC7R0 \\
\hline Input Capture 8 & IC8 & RPINR10 & IC8R5:IC8R0 \\
\hline Input Capture 9 & IC9 & RPINR15 & IC9R5:IC9R0 \\
\hline Output Compare Fault A & OCFA & RPINR11 & OCFAR5:OCFAR0 \\
\hline Output Compare Fault B & OCFB & RPINR11 & OCFBR5:OCFBR0 \\
\hline SPI1 Clock Input & SCK1IN & RPINR20 & SCK1R5:SCK1R0 \\
\hline SPI1 Data Input & SDI1 & RPINR20 & SDI1R5:SDI1R0 \\
\hline SPI1 Slave Select Input & SS1IN & RPINR21 & SS1R5:SS1R0 \\
\hline SPI2 Clock Input & SCK2IN & RPINR22 & SCK2R5:SCK2R0 \\
\hline SPI2 Data Input & SDI2 & RPINR22 & SDI2R5:SDI2R0 \\
\hline SPI2 Slave Select Input & SS2IN & RPINR23 & SS2R5:SS2R0 \\
\hline SPI3 Clock Input & SCK3IN & RPINR23 & SCK3R5:SCK3R0 \\
\hline SPI3 Data Input & SDI3 & RPINR28 & SDI3R5:SDI3R0 \\
\hline SPI3 Slave Select Input & SS3IN & RPINR29 & SS3R5:SS3R0 \\
\hline Timer1 External Clock & T1CK & RPINR2 & T1CKR5:T1CKR0 \\
\hline Timer2 External Clock & T2CK & RPINR3 & T2CKR5:T2CKR0 \\
\hline Timer3 External Clock & T3CK & RPINR3 & T3CKR5:T3CKR0 \\
\hline Timer4 External Clock & T4CK & RPINR4 & T4CKR5:T4CKR0 \\
\hline Timer5 External Clock & T5CK & RPINR4 & T5CKR5:T5CKR0 \\
\hline UART1 Clear To Send & U1CTS & RPINR18 & U1CTSR5:U1CTSR0 \\
\hline UART1 Receive & U1RX & RPINR18 & U1RXR5:U1RXR0 \\
\hline UART2 Clear To Send & U2CTS & RPINR19 & U2CTSR5:U2CTSR0 \\
\hline UART2 Receive & U2RX & RPINR19 & U2RXR5:U2RXR0 \\
\hline UART3 Clear To Send & U3CTS & RPINR21 & U3CTSR5:U3CTSR0 \\
\hline UART3 Receive & U3RX & RPINR17 & U3RXR5:U3RXR0 \\
\hline UART4 Clear To Send & \(\overline{\text { U4CTS }}\) & RPINR27 & U4CTSR5:U4CTSR0 \\
\hline UART4 Receive & U4RX & RPINR27 & U4RXR5:U4RXR0 \\
\hline
\end{tabular}

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

\subsection*{9.4.3.2 Output Mapping}

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 9-22 through Register 9-37). The value of the bit field
corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 9-2).
Because of the mapping technique, the list of peripherals for output mapping also includes a null value of ' 000000 '. This permits any given pin to remain disconnected from the output of any of the pin selectable peripherals.

TABLE 9-2: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)
\begin{tabular}{|c|c|c|}
\hline Output Function Number \({ }^{(1)}\) & Function & Output Name \\
\hline 0 & NULL \({ }^{(2)}\) & Null \\
\hline 1 & C1OUT & Comparator 1 Output \\
\hline 2 & C2OUT & Comparator 2 Output \\
\hline 3 & U1TX & UART1 Transmit \\
\hline 4 & U1RTS \({ }^{(3)}\) & UART1 Request To Send \\
\hline 5 & U2TX & UART2 Transmit \\
\hline 6 & U2RTS \({ }^{(3)}\) & UART2 Request To Send \\
\hline 7 & SDO1 & SPI1 Data Output \\
\hline 8 & SCK1OUT & SPI1 Clock Output \\
\hline 9 & SS1OUT & SPI1 Slave Select Output \\
\hline 10 & SDO2 & SPI2 Data Output \\
\hline 11 & SCK2OUT & SPI2 Clock Output \\
\hline 12 & SS2OUT & SPI2 Slave Select Output \\
\hline 18 & OC1 & Output Compare 1 \\
\hline 19 & OC2 & Output Compare 2 \\
\hline 20 & OC3 & Output Compare 3 \\
\hline 21 & OC4 & Output Compare 4 \\
\hline 22 & OC5 & Output Compare 5 \\
\hline 23 & OC6 & Output Compare 6 \\
\hline 24 & OC7 & Output Compare 7 \\
\hline 25 & OC8 & Output Compare 8 \\
\hline 28 & U3TX & UART3 Transmit \\
\hline 29 & \(\overline{\text { U3RTS }}{ }^{(3)}\) & UART3 Request To Send \\
\hline 30 & U4TX & UART4 Transmit \\
\hline 31 & U4RTS \({ }^{(3)}\) & UART4 Request To Send \\
\hline 32 & SDO3 & SPI3 Data Output \\
\hline 33 & SCK3OUT & SPI3 Clock Output \\
\hline 34 & SS3OUT & SPI3 Slave Select Output \\
\hline 35 & OC9 & Output Compare 9 \\
\hline 37-63 & (unused) & NC \\
\hline
\end{tabular}

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.
2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.
3: \(\quad \operatorname{rrDA}{ }^{\circledR}\) BCLK functionality uses this output.

\subsection*{9.4.3.3 Mapping Limitations}

The control schema of the peripheral pin select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

\subsection*{9.4.3.4 Mapping Exceptions for PIC24FJ256GB110 Family Devices}

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ256GB110 family devices, the maximum number of remappable pins available are 44, which includes 12 input only pins. In addition, some pins in the RP and RPI sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 9-3.
When developing applications that use remappable pins, users should also keep these things in mind:
- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it. For all PIC24FJ256GB110 family devices, this includes all values greater than 43 ('101011').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.

\subsection*{9.4.4 CONTROLLING CONFIGURATION CHANGES}

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:
- Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock

\subsection*{9.4.4.1 Control Register Lock}

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.
To set or clear IOLOCK, a specific command sequence must be executed:
1. Write 46 h to \(\mathrm{OSCCON}<7: 0>\).
2. Write 57 h to \(\mathrm{OSCCON}<7: 0>\).
3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

\subsection*{9.4.4.2 Continuous State Monitoring}

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

\subsection*{9.4.4.3 Configuration Bit Pin Select Lock}

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.
In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

TABLE 9-3: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ256GB110 FAMILY DEVICES
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ Device Pin Count } & \multicolumn{2}{|c|}{ RP Pins (I/O) } & \multicolumn{2}{c|}{ RPI Pins } \\
\cline { 2 - 5 } & Total & Unimplemented & Total & Unimplemented \\
\hline \hline \(64-\) pin & 28 & RP5, RP15, RP30, RP31 & 1 & RPI32-36, RPI38-43 \\
\hline \(80-\) pin & 31 & RP31 & 9 & RPI32, RPI39, RPI41 \\
\hline \(100-\) pin & 32 & - & 12 & - \\
\hline
\end{tabular}

\subsection*{9.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION}

The ability to control peripheral pin selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.
The main consideration is that the peripheral pin selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to ' 000000 ', all peripheral pin select inputs are tied to Vss and all peripheral pin select outputs are disconnected.
Note: In tying peripheral pin select inputs to RP63, RP63 does not have to exist on a device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.
Because the unlock sequence is timing critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing inline assembly.
Choosing the configuration requires the review of all peripheral pin selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.
The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.
A final consideration is that peripheral pin select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a peripheral pin select.
Example 9-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:
- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

\section*{EXAMPLE 9-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS}


\section*{PIC24FJ256GB110 FAMILY}

\subsection*{9.4.6 PERIPHERAL PIN SELECT REGISTERS}

The PIC24FJ256GB110 family of devices implements a total of 37 registers for remappable peripheral configuration:
- Input Remappable Peripheral Registers (21)
- Output Remappable Peripheral Registers (16)

\section*{REGISTER 9-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & INT1R5 & INT1R4 & INT1R3 & INT1R2 & INT1R1 & INT1R0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & - & - & - & - & - & - & - \\
\hline \multicolumn{8}{|c|}{(} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 INT1R5:INT1R0: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits bit 7-0 Unimplemented: Read as ' 0 '

\section*{REGISTER 9-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & INT3R5 & INT3R4 & INT3R3 & INT3R2 & INT3R1 & INT3R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ U-0 } \\
\hline & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & INT2R5 & INT2R4 & INT2R3 & INT2R2 & INT2R1 & INT2R0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 INT3R5:INT3R0: Assign External Interrupt 3 (INT3) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 INT2R5:INT2R0: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 9-3: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & T1CKR5 & T1CKR4 & T1CKR3 & T1CKR2 & T1CKR1 & T1CKR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & INT4R5 & INT4R4 & INT4R3 & INT4R2 & INT4R1 & INT4R0 \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as '0' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 T1CKR5:T1CKR0: Assign Timer1 External Clock (T1CK) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 INT4R5:INT4R0: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

\section*{REGISTER 9-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & T3CKR5 & T3CKR4 & T3CKR3 & T3CKR2 & T3CKR1 & T3CKR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ U-0 } & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & T2CKR5 & T2CKR4 & T2CKR3 & T2CKR2 & T2CKR1 & T2CKR0 \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 T3CKR5:T3CKR0: Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 T2CKR5:T2CKR0: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 9-5: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & T5CKR5 & T5CKR4 & T5CKR3 & T5CKR2 & T5CKR1 & T5CKR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ U-0 } \\
\hline \multicolumn{8}{c|}{ U-0 } \\
\hline & - & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline bit 7 & - & T4CKR5 & T4CKR4 & T4CKR3 & T4CKR2 & T4CKR1 & T4CKR0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 T5CKR5:T5CKR0: Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 T4CKR5:T4CKR0: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits

\section*{REGISTER 9-6: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC2R5 & IC2R4 & IC2R3 & IC2R2 & IC2R1 & IC2R0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{ U-0 } & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC1R5 & IC1R4 & IC1R3 & IC1R2 & IC1R1 & IC1R0 \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC2R5:IC2R0: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC1R5:IC1R0: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 9-7: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC4R5 & IC4R4 & IC4R3 & IC4R2 & IC4R1 & IC4R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC3R5 & IC3R4 & IC3R3 & IC3R2 & IC3R1 & IC3R0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC4R5:IC4R0: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC3R5:IC3R0: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

\section*{REGISTER 9-8: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC6R5 & IC6R4 & IC6R3 & IC6R2 & IC6R1 & IC6R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC5R5 & IC5R4 & IC5R3 & IC5R2 & IC5R1 & IC5R0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC6R5:IC6R0: Assign Input Capture 6 (IC6) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC5R5:IC5R0: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 9-9: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC8R5 & IC8R4 & IC8R3 & IC8R2 & IC8R1 & IC8R0 \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC7R5 & IC7R4 & IC7R3 & IC7R2 & IC7R1 & IC7R0 \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-14 & Unimplemented: Read as ' 0 ' \\
bit 13-8 & IC8R5:IC8R0: Assign Input Capture 8 (IC8) to Corresponding RPn or RPIn Pin bits \\
bit 7-6 & Unimplemented: Read as ' 0 ' \\
bit 5-0 & IC7R5:IC7R0: Assign Input Capture 7 (IC7) to Corresponding RPn or RPIn Pin bits
\end{tabular}

REGISTER 9-10: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & OCFBR5 & OCFBR4 & OCFBR3 & OCFBR2 & OCFBR1 & OCFBR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & OCFAR5 & OCFAR4 & OCFAR3 & OCFAR2 & OCFAR1 & OCFAR0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 OCFBR5:OCFBRO: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 OCFAR5:OCFAR0: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 9-11: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & IC9R5 & IC9R4 & IC9R3 & IC9R2 & IC9R1 & IC9R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 7
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC9R5:IC9R0: Assign Input Capture 9 (IC9) to Corresponding RPn or RPIn Pin bits
bit 7-0 Unimplemented: Read as ' 0 '

\section*{REGISTER 9-12: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & U3RXR5 & U3RXR4 & U3RXR3 & U3RXR2 & U3RXR1 & U3RXR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
```

bit 15-14 Unimplemented: Read as '0'
bit 13-8 U3RXR5:U3RXR0: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits
bit 7-0 Unimplemented: Read as `0'

```

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 9-13: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & U1CTSR5 & U1CTSR4 & U1CTSR3 & U1CTSR2 & U1CTSR1 & U1CTSR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & U1RXR5 & U1RXR4 & U1RXR3 & U1RXR2 & U1RXR1 & U1RXR0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U1CTSR5:U1CTSR0: Assign UART1 Clear to Send ( \(\overline{\text { U1CTS }})\) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U1RXR5:U1RXR0: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

REGISTER 9-14: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & U2CTSR5 & U2CTSR4 & U2CTSR3 & U2CTSR2 & U2CTSR1 & U2CTSR0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline - & - & U2RXR5 & U2RXR4 & U2RXR3 & U2RXR2 & U2RXR1 & U2RXR0 \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown \begin{tabular}{l} 
\\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U2CTSR5:U2CTSR0: Assign UART2 Clear to Send (U2CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U2RXR5:U2RXR0: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

REGISTER 9-15: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SCK1R5 & SCK1R4 & SCK1R3 & SCK1R2 & SCK1R1 & SCK1R0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SDI1R5 & SDI1R4 & SDI1R3 & SDI1R2 & SDI1R1 & SDI1R0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared
\end{tabular} \(\mathrm{x}=\) Bit is unknown
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 SCK1R5:SCK1R0: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI1R5:SDI1R0: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits

REGISTER 9-16: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & U3CTSR5 & U3CTSR4 & U3CTSR3 & U3CTSR2 & U3CTSR1 & U3CTSR0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SS1R5 & SS1R4 & SS1R3 & SS1R2 & SS1R1 & SS1R0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U3CTSR5:U3CTSR0: Assign UART3 Clear to Send ( \(\overline{\text { U3CTS }}\) ) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as '0'
bit 5-0 SS1R5:SS1R0: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 9-17: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SCK2R5 & SCK2R4 & SCK2R3 & SCK2R2 & SCK2R1 & SCK2R0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SDI2R5 & SDI2R4 & SDI2R3 & SDI2R2 & SDI2R1 & SDI2R0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 SCK2R5:SCK2R0: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI2R5:SDI2R0: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

\section*{REGISTER 9-18: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{ U-0 } & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SS2R5 & SS2R4 & SS2R3 & SS2R2 & SS2R1 & SS2R0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-6 Unimplemented: Read as '0'
bit 5-0 SS2R5:SS2R0: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

\section*{REGISTER 9-19: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & U4CTSR5 & U4CTSR4 & U4CTSR3 & U4CTSR2 & U4CTSR1 & U4CTSR0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ U-0 } & U-0 \\
\hline \multicolumn{8}{c|}{ R/W-1 } & R/W-1 \\
R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & U4RXR5 & U4RXR4 & U4RXR3 & U4RXR2 & U4RXR1 & U4RXR0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplement & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U4CTSR5:U4CTSR0: Assign UART4 Clear to Send (U4CTS) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U4RXR5:U4RXR0: Assign UART4 Receive (U4RX) to Corresponding RPn or RPIn Pin bits

\section*{REGISTER 9-20: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SCK3R5 & SCK3R4 & SCK3R3 & SCK3R2 & SCK3R1 & SCK3R0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & SDI3R5 & SDI3R4 & SDI3R3 & SDI3R2 & SDI3R1 & SDI3R0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 SCK3R5:SCK3R0: Assign SPI3 Clock Input (SCK3IN) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI3R5:SDI3R0: Assign SPI3 Data Input (SDI3) to Corresponding RPn or RPIn Pin bits

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 9-21: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline - & - & SS3R5 & SS3R4 & SS3R3 & SS3R2 & SS3R1 & SS3R0 \\
\hline & & & & & & & \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
\begin{tabular}{ll} 
bit 15-6 & Unimplemented: Read as ' 0 ' \\
bit 5-0 & SS3R5:SS3R0: Assign SPI3 Slave Select Input (SS31IN) to Corresponding RPn or RPIn Pin bits
\end{tabular}

REGISTER 9-22: RPORO: PERIPHERAL PIN SELECT OUTPUT REGISTER 0
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP1R5 & RP1R4 & RP1R3 & RP1R2 & RP1R1 & RP1R0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP0R5 & RP0R4 & RP0R3 & RP0R2 & RP0R1 & RP0R0 \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown \begin{tabular}{l} 
\\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-14 & Unimplemented: Read as ' 0 ' \\
bit 13-8 & RP1R5:RP1R0: RP1 Output Pin Mapping bits \\
& Peripheral Output number n is assigned to pin RP1 (see Table 9-2 for peripheral function numbers) \\
bit 7-6 & Unimplemented: Read as ' 0 ' \\
bit 5-0 & \begin{tabular}{l} 
RP0R5:RP0R0: RP0 Output Pin Mapping bits
\end{tabular} \\
& Peripheral Output number n is assigned to pin RP0 (see Table 9-2 for peripheral function numbers)
\end{tabular}

\section*{REGISTER 9-23: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP3R5 & RP3R4 & RP3R3 & RP3R2 & RP3R1 & RP3R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP2R5 & RP2R4 & RP2R3 & RP2R2 & RP2R1 & RP2R0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular} \(\mathrm{x}=\) Bit is unknown
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP3R5:RP3R0: RP3 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP3 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP2R5:RP2R0: RP2 Output Pin Mapping bits
Peripheral Output number \(n\) is assigned to pin RP2 (see Table 9-2 for peripheral function numbers)

\section*{REGISTER 9-24: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & RP5R5 \({ }^{(1)}\) & RP5R4 \({ }^{(1)}\) & RP5R3 \({ }^{(1)}\) & RP5R2 \({ }^{(1)}\) & RP5R1 \({ }^{(1)}\) & RP5R0 \({ }^{(1)}\) \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP4R5 & RP4R4 & RP4R3 & RP4R2 & RP4R1 & RP4R0 \\
\hline bit 7
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP5R5:RP5R0: RP5 Output Pin Mapping bits \({ }^{(1)}\)
Peripheral Output number n is assigned to pin RP5 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP4R5:RP4R0: RP4 Output Pin Mapping bits
Peripheral Output number \(n\) is assigned to pin RP4 (see Table 9-2 for peripheral function numbers)
Note 1: Unimplemented in 64-pin devices; read as ' 0 '.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 9-25: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP7R5 & RP7R4 & RP7R3 & RP7R2 & RP7R1 & RP7R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP6R5 & RP6R4 & RP6R3 & RP6R2 & RP6R1 & RP6R0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP7R5:RP7R0: RP7 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP7 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP6R5:RP6R0: RP6 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP6 (see Table 9-2 for peripheral function numbers)

\section*{REGISTER 9-26: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP9R5 & RP9R4 & RP9R3 & RP9R2 & RP9R1 & RP9R0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP8R5 & RP8R4 & RP8R3 & RP8R2 & RP8R1 & RP8R0 \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP9R5:RP9R0: RP9 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP9 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP8R5:RP8R0: RP8 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP8 (see Table 9-2 for peripheral function numbers)

REGISTER 9-27: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP11R5 & RP11R4 & RP11R3 & RP11R2 & RP11R1 & RP11R0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP10R5 & RP10R4 & RP10R3 & RP10R2 & RP10R1 & RP10R0 \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll}
\begin{tabular}{ll} 
bit 15-14 & Unimplemented: Read as ' 0 ' \\
bit 13-8 & RP11R5: RP11R0: RP11 Output Pin Mapping bits
\end{tabular} \\
& \begin{tabular}{l} 
Peripheral Output number \(n\) is assigned to pin RP11 (see Table 9-2 for peripheral function numbers)
\end{tabular} \\
bit 7-6 & Unimplemented: Read as ' 0 ' \\
bit 5-0 & RP10R5: RP10R0: RP10 Output Pin Mapping bits \\
& Peripheral Output number n is assigned to pin RP10 (see Table 9-2 for peripheral function numbers)
\end{tabular}

REGISTER 9-28: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP13R5 & RP13R4 & RP13R3 & RP13R2 & RP13R1 & RP13R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP12R5 & RP12R4 & RP12R3 & RP12R2 & RP12R1 & RP12R0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown \(\quad\).
\begin{tabular}{ll} 
bit 15-14 & Unimplemented: Read as ' 0 ' \\
bit 13-8 & RP13R5:RP13R0: RP13 Output Pin Mapping bits \\
& Peripheral Output number \(n\) is assigned to pin RP13 (see Table 9-2 for peripheral function numbers) \\
bit 7-6 & Unimplemented: Read as ' 0 ' \\
bit 5-0 & RP12R5:RP12R0: RP12 Output Pin Mapping bits \\
& Peripheral Output number \(n\) is assigned to pin RP12 (see Table 9-2 for peripheral function numbers)
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 9-29: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & RP15R5 \({ }^{(1)}\) & RP15R4 \({ }^{(1)}\) & RP15R3 \({ }^{(1)}\) & RP15R2 \({ }^{(1)}\) & RP15R1 \({ }^{(1)}\) & RP15R0 \({ }^{(1)}\) \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP14R5 & RP14R4 & RP14R3 & RP14R2 & RP14R1 & RP14R0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-14 Unimplemented: Read as '0'
bit 13-8 RP15R5:RP15R0: RP15 Output Pin Mapping bits \({ }^{(1)}\)
Peripheral Output number n is assigned to pin RP0 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP14R5:RP14R0: RP14 Output Pin Mapping bits
Peripheral Output number \(n\) is assigned to pin RP14 (see Table 9-2 for peripheral function numbers)
Note 1: Unimplemented in 64-pin devices; read as ' 0 '.

\section*{REGISTER 9-30: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP17R5 & RP17R4 & RP17R3 & RP17R2 & RP17R1 & RP17R0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP16R5 & RP16R4 & RP16R3 & RP16R2 & RP16R1 & RP16R0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as '0' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP17R5:RP17R0: RP17 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP17 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP16R5:RP16R0: RP16 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP16 (see Table 9-2 for peripheral function numbers)

\section*{REGISTER 9-31: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP19R5 & RP19R4 & RP19R3 & RP19R2 & RP19R1 & RP19R0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP18R5 & RP18R4 & RP18R3 & RP18R2 & RP18R1 & RP18R0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP19R5:RP19R0: RP19 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP19 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP18R5:RP18R0: RP18 Output Pin Mapping bits
Peripheral Output number \(n\) is assigned to pin RP18 (see Table 9-2 for peripheral function numbers)

REGISTER 9-32: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP21R5 & RP21R4 & RP21R3 & RP21R2 & RP21R1 & RP21R0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP20R5 & RP20R4 & RP20R3 & RP20R2 & RP20R1 & RP20R0 \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP21R5:RP21R0: RP21 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP21 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP20R5:RP20R0: RP20 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP20 (see Table 9-2 for peripheral function numbers)

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 9-33: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP23R5 & RP23R4 & RP23R3 & RP23R2 & RP23R1 & RP23R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP22R5 & RP22R4 & RP22R3 & RP22R2 & RP22R1 & RP22R0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplement & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP23R5:RP23R0: RP23 Output Pin Mapping bits
Peripheral Output number \(n\) is assigned to pin RP23 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP22R5:RP22R0: RP22 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP22 (see Table 9-2 for peripheral function numbers)

REGISTER 9-34: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP25R5 & RP25R4 & RP25R3 & RP25R2 & RP25R1 & RP25R0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP24R5 & RP24R4 & RP24R3 & RP24R2 & RP24R1 & RP24R0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP25R5:RP25R0: RP25 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP25 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP24R5:RP24R0: RP24 Output Pin Mapping bits
Peripheral Output number \(n\) is assigned to pin RP24 (see Table 9-2 for peripheral function numbers)

\section*{REGISTER 9-35: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP27R5 & RP27R4 & RP27R3 & RP27R2 & RP27R1 & RP27R0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP26R5 & RP26R4 & RP26R3 & RP26R2 & RP26R1 & RP26R0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP27R5:RP27R0: RP27 Output Pin Mapping bits
Peripheral Output number \(n\) is assigned to pin RP27 (see Table 9-2 for peripheral function numbers)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP26R5:RP26R0: RP26 Output Pin Mapping bits
Peripheral Output number n is assigned to pin RP26 (see Table 9-2 for peripheral function numbers)

REGISTER 9-36: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP29R5 & RP29R4 & RP29R3 & RP29R2 & RP29R1 & RP29R0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & RP28R5 & RP28R4 & RP28R3 & RP28R2 & RP28R1 & RP28R0 \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 ' = Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll}
\begin{tabular}{ll} 
bit 15-14 & Unimplemented: Read as ' 0 ' \\
bit 13-8 & RP29R5:RP29R0: RP29 Output Pin Mapping bits
\end{tabular} \\
& \begin{tabular}{l} 
Peripheral Output number \(n\) is assigned to pin RP29 (see Table 9-2 for peripheral function numbers)
\end{tabular} \\
bit 7-6 & Unimplemented: Read as ' 0 ' \\
bit 5-0 & RP28R5: RP28R0: RP28 Output Pin Mapping bits \\
& Peripheral Output number \(n\) is assigned to pin RP28 (see Table 9-2 for peripheral function numbers)
\end{tabular}

REGISTER 9-37: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & RP31R5 \({ }^{(1)}\) & RP31R4 \({ }^{(1)}\) & RP31R3 \({ }^{(1)}\) & RP31R2 \({ }^{(1)}\) & RP31R1 \({ }^{(1)}\) & RP31R0 \({ }^{(1)}\) \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & RP30R5 \({ }^{(2)}\) & RP30R4 \({ }^{(2)}\) & RP30R3 \({ }^{(2)}\) & RP30R2 \({ }^{(2)}\) & RP30R1 \({ }^{(2)}\) & RP30R0 \({ }^{(2)}\) \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & 0 ' = Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-14 & Unimplemented: Read as ' 0 ' \\
bit 13-8 & RP31R5:RP31R0: RP31 Output Pin Mapping bits \({ }^{(\mathbf{1})}\) \\
& Peripheral Output number n is assigned to pin RP31 (see Table 9-2 for peripheral function numbers) \\
bit 7-6 & Unimplemented: Read as ' 0 ' \\
bit 5-0 & RP30R5:RP30R0: RP30 Output Pin Mapping bits \({ }^{(\mathbf{2})}\) \\
& Peripheral Output number n is assigned to pin RP30 (see Table 9-2 for peripheral function numbers)
\end{tabular}

Note 1: Unimplemented in 64-pin and 80-pin devices; read as ' 0 '.
2: Unimplemented in 64-pin devices; read as ' 0 '.

\subsection*{10.0 TIMER1}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 14. Timers" (DS39704).

The Timer1 module is a 16 -bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:
- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 10-1 presents a block diagram of the 16-bit timer module.
To configure Timer1 for operation:
1. Set the TON bit (= 1).
2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits.
4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
5. Load the timer period value into the PR1 register.
6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP2:T1IP0, to set the interrupt priority.

\section*{FIGURE 10-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM}


\section*{PIC24FJ256GB110 FAMILY}

REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline TON & - & TSIDL & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 \\
\hline - & TGATE & TCKPS1 & TCKPS0 & - & TSYNC & TCS & - \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit \(15 \quad\)\begin{tabular}{ll} 
TON: Timer1 On bit \\
& \(1=\) Starts 16-bit Timer1 \\
& \(0=\) Stops 16-bit Timer1
\end{tabular}
bit \(14 \quad\) Unimplemented: Read as ' 0 '
bit 13 TSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12-7 Unimplemented: Read as ' 0 '
bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored.
When TCS = 0:
\(1=\) Gated time accumulation enabled
\(0=\) Gated time accumulation disabled
bit 5-4 TCKPS1:TCKPS0: Timer1 Input Clock Prescale Select bits
\(11=1: 256\)
\(10=1: 64\)
\(01=1: 8\)
\(00=1: 1\)
bit 3 Unimplemented: Read as ' 0 '
bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit
When TCS = 1:
1 = Synchronize external clock input
\(0=\) Do not synchronize external clock input
When TCS = 0:
This bit is ignored.
bit 1 TCS: Timer1 Clock Source Select bit
1 = External clock from T1CK pin (on the rising edge)
\(0=\) Internal clock (Fosc/2)
bit \(0 \quad\) Unimplemented: Read as ' 0 '
Note 1: Changing the value of \(\operatorname{TxCON}\) while the timer is running ( \(\mathrm{TON}=1\) ) causes the timer prescale counter to reset and is not recommended.

\subsection*{11.0 TIMER2/3 AND TIMER4/5}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 14. Timers" (DS39704).

The Timer \(2 / 3\) and Timer \(4 / 5\) modules are 32 -bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.
As 32 -bit timers, Timer2/3 and Timer4/5 can each operate in three modes:
- Two independent 16-bit timers with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter

They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- ADC Event Trigger (Timer4/5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC Event Trigger; this is implemented only with Timer5. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 11-1; T3CON and T5CON are shown in Register 11-2.
For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags.

To configure Timer2/3 or Timer4/5 for 32-bit operation:
1. Set the T 32 bit ( \(\mathrm{T} 2 \mathrm{CON}<3>\) or \(\mathrm{T} 4 \mathrm{CON}<3>=1\) ).
2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS1:TCKPS0 bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to external clock, RPINRx (TxCK) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP2:T3IP0 or T5IP2:T5IP0, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.
To configure any of the timers for individual 16-bit operation:
1. Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 9.4 "Peripheral Pin Select" for more information.
4. Load the timer period value into the PRx register.
5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP2:TxIP0, to set the interrupt priority.
6. Set the \(\operatorname{TON}\) bit \((T x C O N<15>=1)\).

\section*{PIC24FJ256GB110 FAMILY}

FIGURE 11-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM


Note 1: The 32-Bit Timer Configuration bit, T32, must be set for 32-bit timer/counter operation. All control bits are respective to the T2CON and T4CON registers.
2: The timer clock input must be assigned to an available RPn pin before use. Please see Section 9.4 "Peripheral Pin Select" for more information.
3: The ADC Event Trigger is available only on Timer \(2 / 3\) in 32 -bit mode and Timer 3 in 16-bit mode.

FIGURE 11-2: TIMER2 AND TIMER4 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM


Note 1: The timer clock input must be assigned to an available RPn pin before use. Please see Section 9.4 "Peripheral Pin Select" for more information.

FIGURE 11-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM


Note 1: The timer clock input must be assigned to an available RPn pin before use. Please see Section 9.4 "Peripheral Pin Select" for more information.
2: The ADC Event Trigger is available only on Timer3.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 11-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER \({ }^{(3)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline TON & - & TSIDL & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & U-0 \\
\hline- & TGATE & TCKPS1 & TCKPS0 & T32 \\
\hline \multicolumn{8}{|l|}{} & - \\
TCS \(^{(2)}\) & - \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}


Note 1: In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.
2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. For more information, see Section 9.4 "Peripheral Pin Select".
3: Changing the value of TxCON while the timer is running ( \(\mathrm{TON}=1\) ) causes the timer prescale counter to reset and is not recommended.

REGISTER 11-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER \({ }^{(3)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline TON \({ }^{(1)}\) & - & TSIDL \({ }^{(1)}\) & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & U-0 \\
\hline - & TGATE \({ }^{(1)}\) & TCKPS1 \({ }^{(1)}\) & TCKPS0 \({ }^{(1)}\) & - & - & TCS \({ }^{(1,2)}\) & - \\
\hline \multicolumn{8}{|l|}{bit 7 bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular} \(\mathrm{x}=\) Bit is unknown
bit \(15 \quad\) TON: Timery On bit \({ }^{(1)}\)
1 = Starts 16-bit Timery
\(0=\) Stops 16-bit Timery
bit \(14 \quad\) Unimplemented: Read as ' 0 '
bit 13 TSIDL: Stop in Idle Mode bit \({ }^{(1)}\)
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12-7 Unimplemented: Read as ' 0 '
bit \(6 \quad\) TGATE: Timery Gated Time Accumulation Enable bit \({ }^{(1)}\)
When TCS = 1:
This bit is ignored.
When TCS = 0:
\(1=\) Gated time accumulation enabled
\(0=\) Gated time accumulation disabled
bit 5-4 TCKPS1:TCKPS0: Timery Input Clock Prescale Select bits \({ }^{(\mathbf{1})}\)
\(11=1: 256\)
\(10=1: 64\)
\(01=1: 8\)
\(00=1: 1\)
bit 3-2 Unimplemented: Read as ' 0 '
bit 1 TCS: Timery Clock Source Select bit \({ }^{(1,2)}\)
1 = External clock from pin TyCK (on the rising edge)
\(0=\) Internal clock (Fosc/2)
bit \(0 \quad\) Unimplemented: Read as ' 0 '
Note 1: When 32-bit operation is enabled ( \(\mathrm{T} 2 \mathrm{CON}<3>\) or \(\mathrm{T} 4 \mathrm{CON}<3>=1\) ), these bits have no effect on Timery operation; all timer functions are set through T2CON and T4CON.
2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
3: Changing the value of TyCON while the timer is running ( \(\mathrm{TON}=1\) ) causes the timer prescale counter to reset and is not recommended.

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\subsection*{12.0 INPUT CAPTURE WITH DEDICATED TIMERS}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 34. "Input Capture with Dedicated Timer" (DS39722).

Devices in the PIC24FJ256GB110 family all feature 9 independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.
Key features of the input capture module include:
- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter
The module is controlled through two registers, ICxCON1 (Register 12-1) and ICxCON2 (Register 12-2). A general block diagram of the module is shown in Figure 12-1.

\subsection*{12.1 General Operating Modes}

\subsection*{12.1.1 SYNCHRONOUS AND TRIGGER MODES}

By default, the input capture module operates in a free-running mode. The internal 16-bit counter ICxTMR counts up continuously, wrapping around from FFFFh to 0000 h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16 -bit value of the internal counter is written to the FIFO buffer.
In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.
Standard, free-running operation is selected by setting the SYNCSEL bits to ' 00000 ', and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.
When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).

FIGURE 12-1: INPUT CAPTURE BLOCK DIAGRAM


Note 1: The ICx inputs must be assigned to an available RPn pin before use. Please see Section 9.4 "Peripheral Pin Select" for more information.

\subsection*{12.1.2 CASCADED (32-BIT) MODE}

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32 -bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (ICy) provides the Most Significant 16 bits. Wraparounds of the ICx registers cause an increment of their corresponding ICy registers.
Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

\subsection*{12.2 Capture Operations}

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx, or all transitions on ICx. Captures can be configured to occur on all rising edges, or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event, or a subset of events.
To set up the module for capture operations:
1. Configure the ICx input for one of the available peripheral pin select pins.
2. If Synchronous mode is to be used, disable the sync source before proceeding.
3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
4. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
5. Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source.
6. Set the ICI bits (ICxCON1<6:5>) to the desired interrupt frequency
7. Select Synchronous or Trigger mode operation:
a) Check that the SYNCSEL bits are not set to '00000'.
b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
c) For Trigger mode, set ICTRIG, and clear the TRIGSTAT bit (ICxCON2<6>).
8. Set the ICM bits ( \(\operatorname{ICxCON} 1<2: 0>\) ) to the desired operational mode.
9. Enable the selected trigger/sync source.

For 32-bit cascaded operations, the setup procedure is slightly different:
1. Set the IC32 bits for both modules (ICyCON2<8> and (ICxCON2<8>), enabling the even-numbered module first. This ensures the modules will start functioning in unison.
2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL settings.
3. Clear the ICTRIG bit of the even module (ICyCON2<7>); this forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
4. Use the odd module's ICI bits (ICxCON1<6:5>) to the desired interrupt frequency.
5. Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
6. Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired capture mode.
The module is ready to capture events when the time base and the trigger/sync source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.
For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (perform automatically by hardware).

\section*{REGISTER 12-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 \\
\hline - & - & ICSIDL & ICTSEL2 & ICTSEL1 & ICTSEL0 & - & - \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-0 & R/W-0 & R-0, HC & R-0, HC & R/W-0 & R/W-0 & R/W-0 \\
\hline - & ICI1 & ICIO & ICOV & ICBNE & ICM2 \({ }^{(1)}\) & ICM1 \({ }^{(1)}\) & \(\mathrm{ICMO}^{(1)}\) \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & HC = Hardware Clearable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 '
\end{tabular}

\section*{bit 15-14 Unimplemented: Read as ' 0 '}
bit 13 ICSIDL: Input Capture \(\times\) Module Stop in Idle Control bit
1 = Input capture module halts in CPU Idle mode
\(0=\) Input capture module continues to operate in CPU Idle mode
bit 12-10 ICTSEL2:ICTSELO: Input Capture Timer Select bits
111 = System clock (Fosc/2)
\(110=\) Reserved
101 = Reserved
\(100=\) Timer1
011 = Timer5
\(010=\) Timer4
001 = Timer2
\(000=\) Timer 3
bit 9-7 Unimplemented: Read as ' 0 '
bit 6-5 ICI1:ICIO: Select Number of Captures per Interrupt bits
11 = Interrupt on every fourth capture event
\(10=\) Interrupt on every third capture event
01 = Interrupt on every second capture event
\(00=\) Interrupt on every capture event
bit \(4 \quad\) ICOV: Input Capture \(\times\) Overflow Status Flag bit (read-only)
1 = Input capture overflow occurred
\(0=\) No input capture overflow occurred
bit 3 ICBNE: Input Capture \(x\) Buffer Empty Status bit (read-only)
1 = Input capture buffer is not empty, at least one more capture value can be read
\(0=\) Input capture buffer is empty
bit 2-0 ICM2:ICMO: Input Capture Mode Select bits \({ }^{(\mathbf{1})}\)
111 = Interrupt mode: input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)
\(110=\) Unused (module disabled)
101 = Prescaler Capture mode: capture on every 16th rising edge
\(100=\) Prescaler Capture mode: capture on every 4th rising edge
011 = Simple Capture mode: capture on every rising edge
010 = Simple Capture mode: capture on every falling edge
001 = Edge Detect Capture mode: capture on every edge (rising and falling), ICI1:ICIO bits do not control interrupt generation for this mode
\(000=\) Input capture module turned off
Note 1: The ICx input must also be configured to an available RPn pin. For more information, see Section 9.4 "Peripheral Pin Select".

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 12-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 \\
\hline- & - & - & - & - & - & - & IC32 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 HS & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ICTRIG & TRIGSTAT & - & SYNCSEL4 & SYNCSEL3 & SYNCSEL2 & SYNCSEL1 & SYNCSEL0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{lll} 
Legend: & HS = Hardware Settable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}


Note 1: Use these inputs as trigger sources only and never as sync sources.

\subsection*{13.0 OUTPUT COMPARE WITH DEDICATED TIMERS}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual".

Devices in the PIC24FJ256GB110 family all feature 9 independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce pulse-width modulated waveforms for driving power applications.
Key features of the output compare module include:
- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- Two separate period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single-pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

\subsection*{13.1 General Operating Modes}

\subsection*{13.1.1 SYNCHRONOUS AND TRIGGER MODES}

By default, the output compare module operates in a free-running mode. The internal 16 -bit counter, OCxTMR, runs counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.
Free-running mode is selected by default, or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to ' 00000 '. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except ' 00000 '. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

\subsection*{13.1.2 CASCADED (32-BIT) MODE}

By default, each module operates independently with its own set of 16 -bit timer and duty cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (OCy) provides the Most Significant 16 bits. Wraparounds of the OCx registers cause an increment of their corresponding OCy registers.
Cascaded operation is configured in hardware by setting the OC32 bits (OCxCON2<8>) for both modules.

\section*{PIC24FJ256GB110 FAMILY}

FIGURE 13-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE)


\subsection*{13.2 Compare Operations}

In Compare mode (Figure 13-1), the output compare module can be configured for single-shot or continuous pulse generation; it can also repeatedly toggle an output pin on each timer event.
To set up the module for compare operations:
1. Configure the OCx output for one of the available Peripheral Pin Select pins.
2. Calculate the required values for the OCxR and (for Double Compare modes) OCxRS duty cycle registers:
a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
3. Write the rising edge value to \(O C x R\), and the falling edge value to OCxRS.
4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
5. Set the OCM2:OCMO bits for the appropriate compare operation (= 0 xx ).
6. For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation, and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
7. Set the SYNCSEL4:SYNCSELO bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSEL bits to '00000' (no sync/trigger source).
8. Select the time base source with the OCTSEL2:OCTSELO bits. If necessary, set the TON bit for the selected timer which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.

For 32-bit cascaded operation, these steps are also necessary:
1. Set the OC32 bits for both registers (OCyCON2<8> and ( \(\mathrm{OCxCON} 2<8>\) ). Enable the even-numbered module first to ensure the modules will start functioning in unison.
2. Clear the OCTRIG bit of the even module (OCyCON2), so the module will run in Synchronous mode.
3. Configure the desired output and Fault settings for OCy.
4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
5. If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGSTAT (OCxCON2<6>), and SYNCSEL (OCxCON2<4:0>) bits.
6. Configure the desired compare or PWM mode of operation ( \(\mathrm{OCM}<2: 0>\) ) for OCy first, then for OCx.
Depending on the output mode selected, the module holds the OCx pin in its default state, and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes, and after each OCxRS match in Double Compare modes.
Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{13.3 Pulse-Width Modulation (PWM) Mode}

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).
To configure the output compare module for PWM operation:
1. Configure the OCx output for one of the available Peripheral Pin Select pins.
2. Calculate the desired duty cycles and load them into the OCxR register.
3. Calculate the desired period and load it into the OCxRS register.
4. Select the current OCx as the trigger/sync source by writing \(0 \times 1 \mathrm{~F}\) to SYNCSEL<4:0> (OCxCON2<4:0>).
5. Select a clock source by writing the OCTSEL2<2:0> (OCxCON<12:10>) bits.
6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
7. Select the desired PWM mode in the \(O C M<2: 0>\) (OCxCON1<2:0>) bits.
8. If a timer is selected as a clock source, set the TMRy prescale value and enable the time base by setting the TON ( \(\mathrm{TxCON}<15>\) ) bit.
Note: This peripheral contains input and output functions that may need to be configured by the peripheral pin select. See Section 9.4 "Peripheral Pin Select" for more information.

FIGURE 13-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)


Note 1: The OCx outputs must be assigned to an available RPn pin before use. Please see Section 9.4 "Peripheral Pin Select" for more information.

\subsection*{13.3.1 PWM PERIOD}

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 13-1.

\section*{EQUATION 13-1: CALCULATING THE PWM PERIOD \({ }^{(1)}\)}

PWM Period \(=[(\mathrm{PRy})+1] \cdot\) TCY • \((\) Timer Prescale Value \()\)
where: \(\quad\) PWM Frequency \(=1 /[\mathrm{PWM}\) Period \(]\)
Note 1: Based on Tcy = Tosc * 2, Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of \(N+1\) time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

\subsection*{13.3.2 PWM DUTY CYCLE}

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.
Some important boundary parameters of the PWM duty cycle include:
- If OCxR, OCxRS, and PRy are all loaded with 0000h, the OCx pin will remain low ( \(0 \%\) duty cycle).
- If OCxRS is greater than PRy, the pin will remain high ( \(100 \%\) duty cycle).
See Example 13-1 for PWM mode timing details. Table 13-1 and Table 13-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

EQUATION 13-2: CALCULATION FOR MAXIMUM PWM RESOLUTION \({ }^{(1)}\)
\[
\text { Maximum PWM Resolution (bits) }=\frac{\log _{10}\left(\frac{\mathrm{FCY}}{\text { FPWM } \cdot(\text { Timer Prescale Value })}\right)}{\log _{10}(2)} \text { bits }
\]

Note 1: Based on \(\mathrm{FCY}=\mathrm{FOSC} / 2\), Doze mode and PLL are disabled.

\section*{EXAMPLE 13-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS \({ }^{(1)}\)}
1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz , where Fosc \(=8 \mathrm{MHz}\) with PLL ( 32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.
```

TCY =2* TOSC = 62.5 ns
PWM Period = 1/PWM Frequency = 1/52.08 kHz=19.2 }\mu\textrm{S
PWM Period = (PR2 + 1) •TCY •(Timer 2 Prescale Value)
19.2 \mus = (PR2 + 1) \bullet 62.5 ns •1
PR2 = 306

```
2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution \(\left.=\log _{10}(\mathrm{FCY} / \mathrm{FPWM}) / \log _{10} 2\right)\) bits
\[
=\left(\log _{10}(16 \mathrm{MHz} / 52.08 \mathrm{kHz}) / \log _{10} 2\right) \text { bits }
\]
\[
=8.3 \text { bits }
\]

Note 1: Based on TCY \(=2\) * Tosc; Doze mode and PLL are disabled.

\section*{PIC24FJ256GB110 FAMILY}

TABLE 13-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY \(=4 \mathrm{MHz})^{(1)}\)
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ PWM Frequency } & \(\mathbf{7 . 6 ~ H z}\) & \(\mathbf{6 1 ~ H z}\) & \(\mathbf{1 2 2 ~ H z}\) & \(\mathbf{9 7 7} \mathbf{~ H z}\) & \(\mathbf{3 . 9} \mathbf{~ k H z}\) & \(\mathbf{3 1 . 3} \mathbf{~ k H z}\) & \(\mathbf{1 2 5} \mathbf{~ k H z}\) \\
\hline \hline Timer Prescaler Ratio & 8 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Period Register Value & FFFFh & FFFFh & \(7 F F F h\) & \(0 F F F h\) & \(03 F F h\) & \(007 F h\) & 001 Fh \\
\hline Resolution (bits) & 16 & 16 & 15 & 12 & 10 & 7 & 5 \\
\hline
\end{tabular}

Note 1: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.
TABLE 13-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = \(16 \mathbf{M H z ) ~}{ }^{(1)}\)
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ PWM Frequency } & \(\mathbf{3 0 . 5 ~ H z}\) & \(\mathbf{2 4 4} \mathbf{~ H z}\) & \(\mathbf{4 8 8} \mathbf{~ H z}\) & \(\mathbf{3 . 9} \mathbf{~ k H z}\) & \(\mathbf{1 5 . 6} \mathbf{~ k H z}\) & \(\mathbf{1 2 5} \mathbf{~ k H z}\) & \(\mathbf{5 0 0} \mathbf{~ k H z}\) \\
\hline \hline Timer Prescaler Ratio & 8 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Period Register Value & FFFFh & FFFFh & \(7 F F F h\) & \(0 F F F h\) & \(03 F F h\) & \(007 F h\) & \(001 F h\) \\
\hline Resolution (bits) & 16 & 16 & 15 & 12 & 10 & 7 & 5 \\
\hline
\end{tabular}

Note 1: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

\section*{REGISTER 13-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 \\
\hline- & - & OCSIDL & OCTSEL2 & OCTSEL1 & OCTSEL0 & - & - \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & U-0 & R/W-0, HCS & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ENFLT0 & - & - & OCFLT0 & TRIGMODE & OCM2 \(^{(1)}\) & OCM1 \(^{(1)}\) & OCM0 & (1) \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HCS = Hardware Clearable/Settable bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13 OCSIDL: Stop Output Compare x in Idle Mode Control bit
1 = Output Compare \(x\) halts in CPU Idle mode
\(0=\) Output Compare \(x\) continues to operate in CPU Idle mode
bit 12-10 OCTSEL2:OCTSEL0: Output Compare \(x\) Timer Select bits
111 = System Clock
\(110=\) Reserved
101 = Reserved
\(100=\) Timer1
\(011=\) Timer5
\(010=\) Timer4
\(001=\) Timer3
\(000=\) Timer2
bit 9-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) ENFLTO: Fault 0 Input Enable bit
\(1=\) Fault 0 input is enabled
\(0=\) Fault 0 input is disabled
bit 6-5 Unimplemented: Read as ' 0 '
bit 4 OCFLTO: PWM Fault Condition Status bit
\(1=\) PWM Fault condition has occurred (cleared in HW only)
\(0=\) No PWM Fault condition has occurred (this bit is only used when \(O C M<2: 0>=111\) )
bit 3 TRIGMODE: Trigger Status Mode Select bit
\(1=\) TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
\(0=\) TRIGSTAT is only cleared by software
bit 2-0 OCM2:OCM0: Output Compare \(x\) Mode Select bits \({ }^{(1)}\)
\(111=\) Center-aligned PWM mode on OCx \({ }^{(2)}\)
\(110=\) Edge-aligned PWM Mode on OCx \({ }^{(2)}\)
\(101=\) Double Compare Continuous Pulse mode: Initialize OCx pin low, toggle OCx state continuously on alternate matches of OCxR and OCxRS
\(100=\) Double Compare Single-Shot mode: Initialize OCx pin low, toggle OCx state on matches of OCxR and OCxRS for one cycle
\(011=\) Single Compare Continuous Pulse mode: Compare events continuously toggle OCx pin
\(010=\) Single Compare Single-Shot mode: Initialize OCx pin high, compare event forces OCx pin low
\(001=\) Single Compare Single-Shot mode: Initialize OCx pin low, compare event forces OCx pin high
\(000=\) Output compare channel is disabled
Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 9.4 "Peripheral Pin Select".
2: OCFA pin controls OC1-OC4 channels; OCFB pin controls the OC5-OC9 channels. OCxR and OCxRS are double-buffered only in PWM modes.

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 13-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 \\
\hline FLTMD & FLTOUT & FLTTRIEN & OCINV & - & - & - & OC32 \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccccc|c|c|r|}
\hline \multicolumn{1}{|c}{ R/W-0 } & R/W-0 HS & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline OCTRIG & TRIGSTAT & OCTRIS & SYNCSEL4 & SYNCSEL3 & SYNCSEL2 & SYNCSEL1 & SYNCSEL0 \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{HS}=\) Hardware Settable bit & \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{2}{*}{bit 15} & FLTMD: Fault Mode Select bit \\
\hline & \[
\begin{aligned}
& 1=\text { Fault mode is maintained until the Fault source is removed and the corresponding OCFLTO bit is } \\
& \text { cleared in software } \\
& 0=\text { Fault mode is maintained until the Fault source is removed and a new PWM period starts }
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{bit 14} & FLTOUT: Fault Out bit \\
\hline & \begin{tabular}{l}
\(1=\) PWM output is driven high on a Fault \\
\(0=\) PWM output is driven low on a Fault
\end{tabular} \\
\hline \multirow[t]{2}{*}{bit 13} & FLTTRIEN: Fault Output State Select bit \\
\hline & \begin{tabular}{l}
\(1=\) Pin is forced to an output on a Fault condition \\
\(0=\) Pin I/O condition is unaffected by a Fault
\end{tabular} \\
\hline \multirow[t]{2}{*}{bit 12} & OCINV: OCMP Invert bit \\
\hline & \[
\begin{aligned}
& 1=O C x \text { output is inverted } \\
& 0=O C x \text { output is not inverted }
\end{aligned}
\] \\
\hline bit 11-9 & Unimplemented: Read as '0' \\
\hline \multirow[t]{3}{*}{bit 8} & OC32: Cascade Two OC Modules Enable bit (32-bit operation) \\
\hline & \(1=\) Cascade module operation enabled \\
\hline & \(0=\) Cascade module operation disabled \\
\hline \multirow[t]{3}{*}{bit 7} & OCTRIG: OCx Trigger/Sync Select bit \\
\hline & \(1=\) Trigger OCx from source designated by SYNCSELx bits \\
\hline & \(0=\) Synchronize OCx with source designated by SYNCSELx bits \\
\hline \multirow[t]{3}{*}{bit 6} & TRIGSTAT: Timer Trigger Status bit \\
\hline & \(1=\) Timer source has been triggered and is running \\
\hline & \(0=\) Timer source has not been triggered and is being held clear \\
\hline \multirow[t]{3}{*}{bit 5} & OCTRIS: OCx Output Pin Direction Select bit \\
\hline & \(1=\) OCx pin is tristated \\
\hline & \(0=\) Output compare peripheral x connected to OCx pin \\
\hline
\end{tabular}

Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
2: Use these inputs as trigger sources only and never as sync sources.

\section*{REGISTER 13-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2}
bit 4-0 SYNCSEL4:SYNCSELO: Trigger/Synchronization Source Selection bits
\[
\begin{aligned}
& 11111=\text { This OC module }{ }^{(1)} \\
& 11110=\text { Input Capture } 9^{\left({ }^{(2)}\right.} \\
& 11101=\text { Input Capture } 6^{(2)} \\
& 11100=\text { CTMU }^{(2)} \\
& 11011=A / D^{(2)} \\
& 11010=\text { Comparator } 3^{(2)} \\
& 11001=\text { Comparator } 2^{(2)} \\
& 11000=\text { Comparator }{ }^{1(2)} \\
& 10111=\text { Input Capture } 4^{(2)} \\
& 10110=\text { Input Capture } 3^{(2)} \\
& 10101=\text { Input Capture } 2^{\left({ }^{(2)}\right.} \\
& 10100=\text { Input Capture } 1^{(2)} \\
& 10011=\text { Input Capture } 8^{(2)} \\
& 10010=\text { Input Capture } 7^{(2)} \\
& 1000 \mathrm{x}=\text { reserved } \\
& 01111=\text { Timer } 5 \\
& 01110=\text { Timer } 4 \\
& 01101=\text { Timer } 3 \\
& 01100=\text { Timer } 2 \\
& 01011=\text { Timer } 1 \\
& 01010=\text { Input Capture } 5^{(2)} \\
& 01001=\text { Output Compare } 9^{(1)} \\
& 01000=\text { Output Compare } 8^{(1)} \\
& 00111=\text { Output Compare } 7^{(1)} \\
& 00110=\text { Output Compare } 6^{(1)} \\
& 00101=\text { Output Compare } 5^{(1)} \\
& 00100=\text { Output Compare } 4^{(1)} \\
& 00011=\text { Output Compare } 3^{(1)} \\
& 00010=\text { Output Compare } 2^{(1)} \\
& 00001=\text { Output Compare } 1^{(1)} \\
& 00000=\text { Not synchronized to any other module }
\end{aligned}
\]

Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
2: Use these inputs as trigger sources only and never as sync sources.

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\subsection*{14.0 SERIAL PERIPHERAL INTERFACE (SPI)}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 23. Serial Peripheral Interface (SPI)" (DS39699).
The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola's SPI and SIOP interfaces. All devices of the PIC24FJ256GB110 family include three SPI modules
The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.
Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:
- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- \(\overline{\text { SSx: }}\) Active-Low Slave Select or Frame Synchronization I/O Pulse
The SPI module can be configured to operate using 2 , 3 or 4 pins. In the 3-pin mode, \(\overline{S S x}\) is not used. In the 2-pin mode, both SDOx and \(\overline{\mathrm{SSx}}\) are not used.
Block diagrams of the module in Standard and Enhanced modes are shown in Figure 14-1 and Figure 14-2.

\section*{Note: In this section, the SPI modules are} referred to together as SPIx or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 3 SPI modules.

\section*{PIC24FJ256GB110 FAMILY}

To set up the SPI module for the Standard Master mode of operation:
1. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
2. Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN \((S P 1 x C O N 1<5>)=1\).
3. Clear the SPIROV bit (SPIxSTAT<6>).
4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:
1. Clear the SPIxBUF register.
2. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
3. Write the desired settings to the SPIxCON1 and SPlxCON2 registers with MSTEN \((S P I x C O N 1<5>)=0\).
4. Clear the SMP bit.
5. If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the \(\overline{S S x}\) pin.
6. Clear the SPIROV bit (SPIxSTAT<6>).
7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 14-1: SPIx MODULE BLOCK DIAGRAM (STANDARD MODE)


To set up the SPI module for the Enhanced Buffer Master mode of operation:
1. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register.
2. Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) \(=1\).
3. Clear the SPIROV bit (SPIxSTAT<6>).
4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:
1. Clear the SPIxBUF register.
2. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
3. Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN \((\) SPIxCON1<5>) \(=0\).
4. Clear the SMP bit.
5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the \(\overline{S S x}\) pin.
6. Clear the SPIROV bit (SPIxSTAT<6>).
7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 14-2: SPIx MODULE BLOCK DIAGRAM (ENHANCED MODE)


\section*{PIC24FJ256GB110 FAMILY}

REGISTER 14-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R/W-0 } & U-0 & R/W-0 & U-0 & U-0 & R-0 & R-0 & R-0 \\
\hline SPIEN \({ }^{(1)}\) & - & SPISIDL & - & - & SPIBEC2 & SPIBEC1 & SPIBEC0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R-0 & R/C-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R-0 & R-0 \\
\hline SRMPT & SPIROV & SRXMPT & SISEL2 & SISEL1 & SISEL0 & SPITBF & SPIRBF \\
\hline \multicolumn{2}{|l|}{bit 7} & & & & & & bit 0 \\
\hline \multicolumn{2}{|l|}{Legend:} & \multicolumn{2}{|l|}{C = Clearable bit} & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{}} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & & & \multicolumn{2}{|c|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline \multicolumn{2}{|l|}{-n = Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{2}{*}{bit 15} & SPIEN: SPIx Enable bit \({ }^{(1)}\) \\
\hline & \(1=\) Enables module and configures SCKx, SDOx, SDIx and \(\overline{\text { SSx }}\) as serial port pins
\(0=\) Disables module \\
\hline bit 14 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 13} & SPISIDL: Stop in Idle Mode bit \\
\hline & \begin{tabular}{l}
1 = Discontinue module operation when device enters Idle mode \\
\(0=\) Continue module operation in Idle mode
\end{tabular} \\
\hline bit 12-11 & Unimplemented: Read as '0' \\
\hline \multirow[t]{5}{*}{bit 10-8} & SPIBEC2:SPIBEC0: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) \\
\hline & Master mode: \\
\hline & Number of SPI transfers pending. \\
\hline & Slave mode: \\
\hline & Number of SPI transfers unread. \\
\hline \multirow[t]{2}{*}{bit 7} & SRMPT: Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) \\
\hline & \begin{tabular}{l}
1 = SPIx Shift register is empty and ready to send or receive \\
\(0=\) SPIx Shift register is not empty
\end{tabular} \\
\hline \multirow[t]{2}{*}{bit 6} & SPIROV: Receive Overflow Flag bit \\
\hline & ```
1 = A new byte/word is completely received and discarded. The user software has not read the previous
    data in the SPIxBUF register.
0 = No overflow has occurred
``` \\
\hline \multirow[t]{3}{*}{bit 5} & SRXMPT: Receive FIFO Empty bit (valid in Enhanced Buffer mode) \\
\hline & 1 = Receive FIFO is empty \\
\hline & \(0=\) Receive FIFO is not empty \\
\hline \multirow[t]{8}{*}{bit 4-2} & SISEL2:SISEL0: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode) \\
\hline & 111 = Interrupt when SPIx transmit buffer is full (SPITBF bit is set) \\
\hline & \(110=\) Interrupt when last bit is shifted into SPIxSR, as a result, the TX FIFO is empty \\
\hline & 101 = Interrupt when the last bit is shifted out of SPIxSR, now the transmit is complete \\
\hline & \begin{tabular}{l}
\(100=\) Interrupt when one data is shifted into the SPIxSR, as a result, the TX FIFO has one open spot \\
011 = Interrupt when SPIx receive buffer is full (SPIRBF bit set)
\end{tabular} \\
\hline & \(010=\) Interrupt when SPIx receive buffer is \(3 / 4\) or more full \\
\hline & 001 = Interrupt when data is available in receive buffer (SRMPT bit is set) \\
\hline & \(000=\) Interrupt when the last data in the receive buffer is read, as a result, the buffer is empty (SRXMPT bit set) \\
\hline
\end{tabular}

Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See Section 9.4 "Peripheral Pin Select" for more information.

\section*{REGISTER 14-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)}
bit 1

SPITBF: SPIx Transmit Buffer Full Status bit
1 = Transmit not yet started, SPIxTXB is full
\(0=\) Transmit started, SPIxTXB is empty
In Standard Buffer mode:
Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB.
Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
In Enhanced Buffer mode:
Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0
SPIRBF: SPIx Receive Buffer Full Status bit
1 = Receive complete, SPIxRXB is full
\(0=\) Receive is not complete, SPIxRXB is empty
In Standard Buffer mode:
Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB.
Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.
In Enhanced Buffer mode:
Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location.
Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.
Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See Section 9.4 "Peripheral Pin Select" for more information.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 14-2: SPIxCON1: SPIx CONTROL REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & DISSCK \(^{(\mathbf{1})}\) & DISSDO \(^{(\mathbf{2})}\) & MODE16 & SMP & CKE \(^{(3)}\) \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R/W-0 } & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline SSEN \({ }^{(4)}\) & CKP & MSTEN & SPRE2 & SPRE1 & SPRE0 & PPRE1 & PPRE0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only) \({ }^{(\mathbf{1 )}}\)
1 = Internal SPI clock is disabled; pin functions as I/O
\(0=\) Internal SPI clock is enabled
DISSDO: Disable SDOx pin bit \({ }^{(2)}\)
1 = SDOx pin is not used by module; pin functions as I/O
\(0=\) SDOx pin is controlled by the module
bit 10 MODE16: Word/Byte Communication Select bit
\(1=\) Communication is word-wide (16 bits)
\(0=\) Communication is byte-wide ( 8 bits)
bit 9 SMP: SPIx Data Input Sample Phase bit
Master mode:
1 = Input data sampled at end of data output time
\(0=\) Input data sampled at middle of data output time
Slave mode:
SMP must be cleared when SPIx is used in Slave mode.
bit \(8 \quad\) CKE: SPIx Clock Edge Select bit \({ }^{(3)}\)
1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)
\(0=\) Serial output data changes on transition from Idle clock state to active clock state (see bit 6)
bit 7 SSEN: Slave Select Enable (Slave mode) bit \({ }^{(4)}\)
\(1=\overline{\text { SSx }}\) pin used for Slave mode
\(0=\overline{S S x}\) pin not used by module; pin controlled by port function
bit \(6 \quad\) CKP: Clock Polarity Select bit
1 = Idle state for clock is a high level; active state is a low level
\(0=\) Idle state for clock is a low level; active state is a high level
bit 5 MSTEN: Master Mode Enable bit
1 = Master mode
\(0=\) Slave mode
Note 1: If DISSCK \(=0\), SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
2: If DISSDO \(=0\), SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to ' 0 ' for the Framed SPI modes (FRMEN = 1).
4: If SSEN \(=1, \overline{\operatorname{SSx}}\) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.

\section*{REGISTER 14-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)}
bit 4-2 SPRE2:SPRE0: Secondary Prescale bits (Master mode)
111 = Secondary prescale 1:1
\(110=\) Secondary prescale 2:1
...
\(000=\) Secondary prescale 8:1
bit 1-0 PPRE1:PPRE0: Primary Prescale bits (Master mode)
11 = Primary prescale 1:1
\(10=\) Primary prescale 4:1
01 = Primary prescale 16:1
\(00=\) Primary prescale 64:1
Note 1: If DISSCK \(=0\), SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
2: If DISSDO \(=0\), SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to ' 0 ' for the Framed SPI modes (FRMEN = 1).
4: If \(\operatorname{SSEN}=1, \overline{\operatorname{SSx}}\) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.

\section*{REGISTER 14-3: SPIxCON2: SPIx CONTROL REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline FRMEN & SPIFSD & SPIFPOL & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & SPIFE & SPIBEN \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit \(15 \quad\) FRMEN: Framed SPIx Support bit
bit \(14 \quad\) SPIFSD: Frame Sync Pulse Direction Control on \(\overline{\text { SSx }}\) pin bit
1 = Frame sync pulse input (slave)
\(0=\) Frame sync pulse output (master)
bit 13 SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only)
1 = Frame sync pulse is active-high
\(0=\) Frame sync pulse is active-low
bit 12-2 Unimplemented: Read as ' 0 '
bit 1 SPIFE: Frame Sync Pulse Edge Select bit
1 = Frame sync pulse coincides with first bit clock
\(0=\) Frame sync pulse precedes first bit clock
bit \(0 \quad\) SPIBEN: Enhanced Buffer Enable bit
1 = Enhanced Buffer enabled
\(0=\) Enhanced Buffer disabled (Legacy mode)

\section*{PIC24FJ256GB110 FAMILY}

FIGURE 14-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)


FIGURE 14-4: SPI MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)


FIGURE 14-5: SPI MASTER, FRAME MASTER CONNECTION DIAGRAM


FIGURE 14-6: SPI MASTER, FRAME SLAVE CONNECTION DIAGRAM


FIGURE 14-7: SPI SLAVE, FRAME MASTER CONNECTION DIAGRAM


FIGURE 14-8: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM


\section*{PIC24FJ256GB110 FAMILY}

\section*{EQUATION 14-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED \({ }^{(1)}\)}
\[
\text { FSCK }=\frac{\text { FCY }}{\text { Primary Prescaler } * \text { Secondary Prescaler }}
\]

Note 1: Based on \(\mathrm{FcY}=\mathrm{Fosc} / 2\), Doze mode and PLL are disabled.

TABLE 14-1: \(\quad\) SAMPLE SCK FREQUENCIES \({ }^{(1,2)}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow{2}{*}{Fcy \(=16 \mathrm{MHz}\)}} & \multicolumn{5}{|c|}{Secondary Prescaler Settings} \\
\hline & & 1:1 & 2:1 & 4:1 & 6:1 & 8:1 \\
\hline \multirow[t]{4}{*}{Primary Prescaler Settings} & 1:1 & Invalid & 8000 & 4000 & 2667 & 2000 \\
\hline & 4:1 & 4000 & 2000 & 1000 & 667 & 500 \\
\hline & 16:1 & 1000 & 500 & 250 & 167 & 125 \\
\hline & 64:1 & 250 & 125 & 63 & 42 & 31 \\
\hline \multicolumn{2}{|l|}{\(\mathrm{FCY}=\mathbf{5} \mathbf{M H z}\)} & \multicolumn{5}{|l|}{} \\
\hline \multirow[t]{4}{*}{Primary Prescaler Settings} & 1:1 & 5000 & 2500 & 1250 & 833 & 625 \\
\hline & 4:1 & 1250 & 625 & 313 & 208 & 156 \\
\hline & 16:1 & 313 & 156 & 78 & 52 & 39 \\
\hline & 64:1 & 78 & 39 & 20 & 13 & 10 \\
\hline
\end{tabular}

Note 1: Based on \(\mathrm{FcY}=\mathrm{Fosc} / 2\), Doze mode and PLL are disabled.
2: SCKx frequencies shown in kHz.

\subsection*{15.0 INTER-INTEGRATED CIRCUIT ( \(\mathbf{I}^{2} \mathrm{C}^{\mathrm{TM}}\) )}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 24. Inter-Integrated Circuit ( \(\mathbf{I}^{2} C^{\text {TM }}\) )" (DS39702).

The Inter-Integrated Circuit \(\left(I^{2} \mathrm{C}\right)\) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.
The \(I^{2} \mathrm{C}\) module supports these features:
- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the \(I^{2} \mathrm{C}\) protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 15-1.

\subsection*{15.1 Communicating as a Master in a Single Master Environment}

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:
1. Assert a Start condition on SDAx and SCLx.
2. Send the \(I^{2} \mathrm{C}\) device address byte to the slave with a write indication.
3. Wait for and verify an Acknowledge from the slave.
4. Send the first data byte (sometimes known as the command) to the slave.
5. Wait for and verify an Acknowledge from the slave.
6. Send the serial memory address low byte to the slave.
7. Repeat steps 4 and 5 until all data bytes are sent.
8. Assert a Repeated Start condition on SDAx and SCLx.
9. Send the device address byte to the slave with a read indication.
10. Wait for and verify an Acknowledge from the slave.
11. Enable master reception to receive serial memory data.
12. Generate an ACK or NACK condition at the end of a received byte of data.
13. Generate a Stop condition on SDAx and SCLx.

FIGURE 15-1: \(\quad \mathbf{I}^{2} \mathbf{C}^{\text {TM }}\) BLOCK DIAGRAM


\subsection*{15.2 Setting Baud Rate When Operating as a Bus Master}

To compute the Baud Rate Generator reload value, use Equation 15-1.

\section*{EQUATION 15-1: COMPUTING BAUD RATE RELOAD VALUE \({ }^{(1,2)}\)}


\subsection*{15.3 Slave Address Masking}

The I2CxMSK register (Register 15-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (=1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a ' 0 ' or a ' 1 '. For example, when I2CxMSK is set to ' 00100000 ', the slave module will detect both addresses, '0000000' and ' 0100000 '.
To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).
Note: As a result of changes in the \(I^{2} C^{T M}\) protocol, the addresses in Table 15-2 are reserved and will not be acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

TABLE 15-1: \(\quad I^{2} \mathrm{C}^{\text {TM }}\) CLOCK RATES \({ }^{(1,2)}\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ Required System Fscl } & \multirow{2}{*}{ Fcy } & \multicolumn{2}{|c|}{ I2CxBRG Value } & \multirow{2}{*}{ Actual FscL } \\
\cline { 3 - 4 } & & (Decimal) & (Hexadecimal) & \\
\hline \hline 100 kHz & 16 MHz & 157 & 9 D & 100 kHz \\
\hline 100 kHz & 8 MHz & 78 & 4 E & 100 kHz \\
\hline 100 kHz & 4 MHz & 39 & 27 & 99 kHz \\
\hline 400 kHz & 16 MHz & 37 & 25 & 404 kHz \\
\hline 400 kHz & 8 MHz & 18 & 12 & 404 kHz \\
\hline 400 kHz & 4 MHz & 9 & 9 & 385 kHz \\
\hline 400 kHz & 2 MHz & 4 & 4 & 385 kHz \\
\hline 1 MHz & 16 MHz & 13 & \(D\) & 1.026 MHz \\
\hline 1 MHz & 8 MHz & 6 & 6 & 1.026 MHz \\
\hline 1 MHz & 4 MHz & 3 & 3 & 0.909 MHz \\
\hline
\end{tabular}

Note 1: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.
2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 15-2: \(\quad \mathrm{I}^{2} \mathrm{C}^{\text {тм }}\) RESERVED ADDRESSES \({ }^{(1)}\)
\begin{tabular}{|c|c|l|}
\hline Slave Address & R/ \(\overline{\mathbf{W}}\) Bit & \\
\hline \hline 0000000 & 0 & General Call Address \({ }^{(\mathbf{2})}\) \\
\hline 0000000 & 1 & Start Byte \\
\hline 0000001 & x & Cbus Address \\
\hline 0000010 & x & Reserved \\
\hline 0000011 & x & Reserved \\
\hline 00001 xx & x & HS Mode Master Code \\
\hline 11111 xx & x & Reserved \\
\hline 11110 xx & x & 10-Bit Slave Upper Byte \({ }^{(3)}\) \\
\hline
\end{tabular}

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.
2: Address will be Acknowledged only if GCEN \(=1\).
3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 15-1: I2CxCON: I2Cx CONTROL REGISTER
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-1 HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline I2CEN & - & I2CSIDL & SCLREL & IPMIEN & A10M & DISSLW & SMEN \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0, HC & R/W- 0, HC & R/W- \(0, H C\) & R/W-0, HC & R/W-0, HC \\
\hline GCEN & STREN & ACKDT & ACKEN & RCEN & PEN & RSEN & SEN \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HC \(=\) Hardware Clearable bit & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 '
\end{tabular}
\begin{tabular}{ll} 
bit 15 & I2CEN: I2Cx Enable bit \\
1 & \(=\) Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins \\
0 & \(=\) Disables \(12 C x\) module. All \(I^{2} C\) pins are controlled by port functions.
\end{tabular}
bit 14 Unimplemented: Read as ' 0 '
bit \(13 \quad\) I2CSIDL: Stop in Idle Mode bit
1 = Discontinues module operation when device enters an Idle mode
\(0=\) Continues module operation in Idle mode
SCLREL: SCLx Release Control bit (when operating as \(I^{2} \mathrm{C}\) Slave)
1 = Releases SCLx clock
\(0=\) Holds SCLx clock low (clock stretch)
If STREN \(=1\) :
Bit is \(R / \bar{W}\) (i.e., software may write ' 0 ' to initiate stretch and write ' 1 ' to release clock).
Hardware clear at beginning of slave transmission.
Hardware clear at end of slave reception.
If STREN \(=0\) :
Bit is \(R / S\) (i.e., software may only write ' 1 ' to release clock).
Hardware clear at beginning of slave transmission.
bit 11 IPMIEN: Intelligent Platform Management Interface (IPMI) Enable bit
1 = IPMI Support mode is enabled; all addresses Acknowledged
\(0=\) IPMI mode disabled
bit 10 A10M: 10-Bit Slave Addressing bit
\(1=12 \mathrm{CxADD}\) is a 10 -bit slave address
\(0=12 \mathrm{CXADD}\) is a 7 -bit slave address
bit 9 DISSLW: Disable Slew Rate Control bit
1 = Slew rate control disabled
\(0=\) Slew rate control enabled
bit 8 SMEN: SMBus Input Levels bit
1 = Enables I/O pin thresholds compliant with SMBus specification
\(0=\) Disables SMBus input thresholds
bit \(7 \quad\) GCEN: General Call Enable bit (when operating as \(I^{2} \mathrm{C}\) slave)
1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
\(0=\) General call address disabled
bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as \({ }^{2} \mathrm{C}\) slave)
Used in conjunction with SCLREL bit.
1 = Enables software or receive clock stretching
\(0=\) Disables software or receive clock stretching

\section*{REGISTER 15-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)}
bit 5 ACKDT: Acknowledge Data bit (When operating as \(I^{2} C\) master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence.
1 = Sends NACK during Acknowledge
0 = Sends ACK during Acknowledge
bit 4 ACKEN: Acknowledge Sequence Enable bit (When operating as \({ }^{2} \mathrm{C}\) master. Applicable during master receive.)
1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence.
\(0=\) Acknowledge sequence not in progress
bit 3 RCEN: Receive Enable bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) master)
1 = Enables Receive mode for \(\mathrm{I}^{2} \mathrm{C}\). Hardware clear at end of eighth bit of master receive data byte.
\(0=\) Receives sequence not in progress
bit 2 PEN: Stop Condition Enable bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) master)
1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.
\(0=\) Stop condition not in progress
bit 1 RSEN: Repeated Start Condition Enabled bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) master)
1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
\(0=\) Repeated Start condition not in progress
bit \(0 \quad\) SEN: Start Condition Enabled bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) master)
1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.
\(0=\) Start condition not in progress

\section*{REGISTER 15-2: I2CxSTAT: I2Cx STATUS REGISTER}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R-0, HSC & R-0, HSC & U-0 & U-0 & U-0 & R/C-0, HS & R-0, HSC & R-0, HSC \\
\hline ACKSTAT & TRSTAT & - & - & - & BCL & GCSTAT & ADD10 \\
\hline bit 15 & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/C-0, HS & R/C-0, HS & R-0, HSC & R/C-0, HSC & R/C-0, HSC & R-0, HSC & R-0, HSC & R-0, HSC \\
\hline IWCOL & I2COV & D/ \(/ \bar{A}\) & \(P\) & \(S\) & \(R / \bar{W}\) & RBF & TBF \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|llll|}
\hline Legend: & \(C=\) Clearable bit & HS = Hardware Settable bit & \begin{tabular}{l} 
HSC = Hardware Settable/ \\
Clearable bit
\end{tabular} \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{4}{*}{bit 15} & ACKSTAT: Acknowledge Status bit \\
\hline & 1 = NACK was detected last \\
\hline & \(0=\) ACK was detected last \\
\hline & Hardware set or clear at end of Acknowledge. \\
\hline \multirow[t]{4}{*}{bit 14} & TRSTAT: Transmit Status bit (When operating as \(\mathrm{I}^{2} \mathrm{C}\) master. Applicable to master transmit operation.) \\
\hline & 1 = Master transmit is in progress (8 bits + ACK) \\
\hline & \(0=\) Master transmit is not in progress \\
\hline & Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge. \\
\hline bit 13-11 & Unimplemented: Read as '0' \\
\hline \multirow[t]{4}{*}{bit 10} & BCL: Master Bus Collision Detect bit \\
\hline & 1 = A bus collision has been detected during a master operation \\
\hline & \(0=\) No collision \\
\hline & Hardware set at detection of bus collision. \\
\hline \multirow[t]{4}{*}{bit 9} & GCSTAT: General Call Status bit \\
\hline & 1 = General call address was received \\
\hline & \(0=\) General call address was not received \\
\hline & Hardware set when address matches general call address. Hardware clear at Stop detection. \\
\hline \multirow[t]{4}{*}{bit 8} & ADD10: 10-Bit Address Status bit \\
\hline & 1 = 10-bit address was matched \\
\hline & \(0=10\)-bit address was not matched \\
\hline & Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection. \\
\hline \multirow[t]{3}{*}{bit 7} & IWCOL: Write Collision Detect bit \\
\hline & \(1=\) An attempt to write the I2CxTRN register failed because the \(I^{2} \mathrm{C}\) module is busy 0 = No collision \\
\hline & Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). \\
\hline \multirow[t]{3}{*}{bit 6} & I2COV: Receive Overflow Flag bit \\
\hline & 1 = A byte was received while the I2CxRCV register is still holding the previous byte \(0=\) No overflow \\
\hline & Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). \\
\hline \multirow[t]{4}{*}{bit 5} & D/ \(\bar{A}\) : Data/ \(\overline{\text { Address }}\) bit (when operating as \({ }^{2} \mathrm{C}\) slave) \\
\hline & 1 = Indicates that the last byte received was data \\
\hline & \(0=\) Indicates that the last byte received was device address \\
\hline & Hardware clear at device address match. Hardware set by write to I2CxTRN or by reception of slave byte. \\
\hline
\end{tabular}

Hardware clear at device address match. Hardware set by write to I2CxTRN or by reception of slave byte.

\section*{REGISTER 15-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)}
\begin{tabular}{|c|c|}
\hline \multirow[t]{4}{*}{bit 4} & P: Stop bit \\
\hline & 1 = Indicates that a Stop bit has been detected last \\
\hline & \(0=\) Stop bit was not detected last \\
\hline & Hardware set or clear when Start, Repeated Start or Stop detected. \\
\hline \multirow[t]{4}{*}{bit 3} & S: Start bit \\
\hline & 1 = Indicates that a Start (or Repeated Start) bit has been detected last \\
\hline & \(0=\) Start bit was not detected last \\
\hline & Hardware set or clear when Start, Repeated Start or Stop detected. \\
\hline \multirow[t]{4}{*}{bit 2} & \(\mathbf{R} / \overline{\mathbf{W}}\) : Read/Write Information bit (when operating as \({ }^{2} \mathrm{C}\) slave) \\
\hline & 1 = Read - indicates data transfer is output from slave \\
\hline & \(0=\) Write - indicates data transfer is input to slave \\
\hline & Hardware set or clear after reception of \(I^{2} \mathrm{C}\) device address byte. \\
\hline \multirow[t]{4}{*}{bit 1} & RBF: Receive Buffer Full Status bit \\
\hline & 1 = Receive complete, I2CxRCV is full \\
\hline & \(0=\) Receive not complete, I2CxRCV is empty \\
\hline & Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV. \\
\hline \multirow[t]{4}{*}{bit 0} & TBF: Transmit Buffer Full Status bit \\
\hline & 1 = Transmit in progress, I2CxTRN is full \\
\hline & \(0=\) Transmit complete, I2CxTRN is empty \\
\hline & Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission. \\
\hline
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 15-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & AMSK9 & AMSK8 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline AMSK7 & AMSK6 & AMSK5 & AMSK4 & AMSK3 & AMSK2 & AMSK1 & AMSK0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-10 Unimplemented: Read as ' 0 '
bit 9-0 AMSK9:AMSK0: Mask for Address Bit x Select bits
1 = Enable masking for bit \(x\) of incoming message address; bit match not required in this position
\(0=\) Disable masking for bit x ; bit match required in this position

\subsection*{16.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 21. UART" (DS39708).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and \(\overline{U x R T S}\) pins and also includes an IrDA \({ }^{\circledR}\) encoder and decoder.
The primary features of the UART module are:
- Full-Duplex, 8 or 9-Bit data transmission through the UxTX and UxRX pins
- Even, Odd or No Parity options (for 8-bit data)
- One or two Stop bits
- Hardware Flow Control option with \(\overline{U x C T S}\) and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 16-1. The UART module consists of these key important hardware elements:
- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

\section*{FIGURE 16-1: UART SIMPLIFIED BLOCK DIAGRAM}


Note: The UART inputs and outputs must all be assigned to available RPn pins before use. Please see Section 9.4 "Peripheral Pin Select" for more information.

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{16.1 UART Baud Rate Generator (BRG)}

The UART module includes a dedicated 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16 -bit timer. Equation 16-1 shows the formula for computation of the baud rate with \(\mathrm{BRGH}=0\).

EQUATION 16-1: UART BAUD RATE WITH BRGH \(=0^{(1,2)}\)
Baud Rate \(=\frac{\text { FCY }}{16 \cdot(\mathrm{UxBRG}+1)}\)
\(\mathrm{UxBRG}=\frac{\text { FCY }}{16 \cdot \text { Baud Rate }}-1\)
Note 1: Fcy denotes the instruction cycle clock frequency (Fosc/2).
2: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

Example 16-1 shows the calculation of the baud rate error for the following conditions:
- \(\mathrm{FCY}=4 \mathrm{MHz}\)
- Desired Baud Rate \(=9600\)

The maximum baud rate \((\mathrm{BRGH}=0)\) possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is \(\mathrm{FCY} /(16\) * 65536).
Equation 16-2 shows the formula for computation of the baud rate with \(\mathrm{BRGH}=1\).

EQUATION 16-2: UART BAUD RATE WITH BRGH = \(1^{(1,2)}\)
\[
\begin{aligned}
& \text { Baud Rate }=\frac{\text { FCY }}{4 \cdot(U x B R G+1)} \\
& \text { UxBRG }=\frac{\text { FCY }}{4 \cdot \text { Baud Rate }}-1
\end{aligned}
\]

Note 1: FCY denotes the instruction cycle clock frequency.
2: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

The maximum baud rate \((\mathrm{BRGH}=1)\) possible is \(\mathrm{FCY} / 4\) (for UxBRG = 0) and the minimum baud rate possible is \(\mathrm{FCy} /(4\) * 65536).
Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 16-1: \(\quad\) BAUD RATE ERROR CALCULATION (BRGH \(=0)^{(1)}\)
```

Desired Baud Rate = FCY/(16 (UxBRG + 1))
Solving for UxBRG value:
UxBRG = ((FCY/Desired Baud Rate)/16) - 1
UxBRG = ((4000000/9600)/16)-1
UxBRG = 25
Calculated Baud Rate= 4000000/(16(25 + 1))
= 9615
Error = (Calculated Baud Rate - Desired Baud Rate)
Desired Baud Rate
= (9615-9600)/9600
= 0.16%

```

Note 1: Based on FCY = Fosc/2, Doze mode and PLL are disabled.

\subsection*{16.2 Transmitting in 8-Bit Data Mode}
1. Set up the UART:
a) Write appropriate values for data, parity and Stop bits.
b) Write appropriate baud rate value to the UxBRG register.
c) Set up transmit and receive interrupt enable and priority bits.
2. Enable the UART.
3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
5. Alternately, the data byte may be transferred while UTXEN \(=0\), and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

\subsection*{16.3 Transmitting in 9-Bit Data Mode}
1. Set up the UART (as described in Section \(\mathbf{1 6 . 2}\) "Transmitting in 8-Bit Data Mode").
2. Enable the UART.
3. Set the UTXEN bit (causes a transmit interrupt).
4. Write UxTXREG as a 16-bit value only.
5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

\subsection*{16.4 Break and Sync Transmit Sequence}

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.
1. Configure the UART for the desired mode.
2. Set UTXEN and UTXBRK to set up the Break character.
3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
4. Write ' 55 h ' to UxTXREG; this loads the Sync character into the transmit FIFO.
5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

\subsection*{16.5 Receiving in 8-Bit or 9-Bit Data Mode}
1. Set up the UART (as described in Section \(\mathbf{1 6 . 2}\) "Transmitting in 8-Bit Data Mode").
2. Enable the UART.
3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

\subsection*{16.6 Operation of \(\overline{\text { UxCTS }}\) and \(\overline{\text { UxRTS }}\) Control Pins}

UARTx Clear to Send ( \(\overline{\mathrm{UxCTS}}\) ) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN1:UEN0 bits in the UxMODE register configure these pins.

\subsection*{16.7 Infrared Support}

The UART module provides two types of infrared UART support: one is the IrDA clock output to support external IrDA encoder and decoder device (legacy module support) and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a \(16 x\) baud clock, they will only work when the BRGH bit (UxMODE<3>) is ' 0 '.

\subsection*{16.7.1 IRDA CLOCK OUTPUT FOR EXTERNAL IRDA SUPPORT}

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the \(\overline{U x R T S}\) pin) can be configured to generate the \(16 x\) baud clock. With UEN1:UEN0 \(=11\), the BCLKx pin will output the \(16 x\) baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

\subsection*{16.7.2 BUILT-IN IRDA ENCODER AND DECODER}

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

\section*{REGISTER 16-1: UxMODE: UARTx MODE REGISTER}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline UARTEN \({ }^{(1)}\) & - & USIDL & IREN \(^{(\mathbf{2})}\) & RTSMD & - & UEN1 & UEN0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/C-0, HC & R/W-0 & R/W-0, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline WAKE & LPBACK & ABAUD & RXINV & BRGH & PDSEL1 & PDSEL0 & STSEL \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Clearable bit & \(H C=\) Hardware Clearable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{2}{*}{bit 15} & UARTEN: UARTx Enable bit \({ }^{(1)}\) \\
\hline & \[
\begin{aligned}
& 1=\text { UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN1:UEN0 } \\
& 0= \text { UARTx is disabled; all UARTx pins are controlled by PORT latches; UARTx power consumption } \\
& \text { minimal }
\end{aligned}
\] \\
\hline bit 14 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 13} & USIDL: Stop in Idle Mode bit \\
\hline & \begin{tabular}{l}
\(1=\) Discontinue module operation when device enters Idle mode \\
\(0=\) Continue module operation in Idle mode
\end{tabular} \\
\hline \multirow[t]{2}{*}{bit 12} & IREN: IrDA \({ }^{\circledR}\) Encoder and Decoder Enable bit \({ }^{(2)}\) \\
\hline & \begin{tabular}{l}
\(1=\operatorname{IrDA}\) encoder and decoder enabled \\
\(0=\) IrDA encoder and decoder disabled
\end{tabular} \\
\hline \multirow[t]{3}{*}{bit 11} & RTSMD: Mode Selection for UxRTS Pin bit \\
\hline & \(1=\overline{\text { UxRTS }}\) pin in Simplex mode \\
\hline & \(0=\overline{\text { UxRTS }}\) pin in Flow Control mode \\
\hline bit 10 & Unimplemented: Read as '0' \\
\hline \multirow[t]{5}{*}{bit 9-8} & UEN1:UEN0: UARTx Enable bits \\
\hline & \(11=U \times T X, ~ U x R X ~ a n d ~ B C L K x ~ p i n s ~ a r e ~ e n a b l e d ~ a n d ~ u s e d ; ~ \overline{U C T S ~}\) pin controlled by PORT latches \\
\hline & \(10=U x T X\), UxRX, \(\overline{U x C T S}\) and \(\overline{\text { UxRTS }}\) pins are enabled and used \\
\hline & \(01=\) UxTX, UxRX and \(\overline{U x R T S}\) pins are enabled and used; UxCTS pin controlled by PORT latches \\
\hline & \(00=\mathrm{UxTX}\) and UxRX pins are enabled and used; \(\overline{\mathrm{UxCTS}}\) and \(\overline{\mathrm{UxRTS}} / \mathrm{BCLKx}\) pins controlled by PORT \\
\hline
\end{tabular}
bit \(7 \quad\) WAKE: Wake-up on Start Bit Detect During Sleep Mode Enable bit 1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge, bit cleared in hardware on following rising edge
\(0=\) No wake-up enabled
bit 6 LPBACK: UARTx Loopback Mode Select bit
1 = Enable Loopback mode
\(0=\) Loopback mode is disabled
bit 5 ABAUD: Auto-Baud Enable bit
1 = Enable baud rate measurement on the next character - requires reception of a Sync field (55h); cleared in hardware upon completion
\(0=\) Baud rate measurement disabled or completed
Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin.
See Section 9.4 "Peripheral Pin Select" for more information.
2: This feature is only available for the \(16 x \operatorname{BRG}\) mode \((B R G H=0)\).

\section*{REGISTER 16-1: UxMODE: UARTx MODE REGISTER (CONTINUED)}
bit \(4 \quad\) RXINV: Receive Polarity Inversion bit
\(1=U x R X\) Idle state is ' 0 '
\(0=U \times R X\) Idle state is ' 1 '
bit 3 BRGH: High Baud Rate Enable bit
\(1=\) BRG generates 4 clocks per bit period ( \(4 x\) baud clock, High-Speed mode)
\(0=\) BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1 PDSEL1:PDSEL0: Parity and Data Selection bits
11 = 9-bit data, no parity
\(10=8\)-bit data, odd parity
\(01=8\)-bit data, even parity
\(00=8\)-bit data, no parity
bit \(0 \quad\) STSEL: Stop Bit Selection bit
1 = Two Stop bits
\(0=\) One Stop bit
Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
2: This feature is only available for the \(16 x\) BRG mode ( \(B R G H=0\) ).

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 HC & R/W-0 & R-0 & R-1 \\
\hline UTXISEL1 & UTXINV \({ }^{(\mathbf{1})}\) & UTXISEL0 & - & UTXBRK & UTXEN \({ }^{(\mathbf{2})}\) & UTXBF & TRMT \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R-1 & R-0 & R-0 & R/C-0 & R-0 \\
\hline URXISEL1 & URXISEL0 & ADDEN & RIDLE & PERR & FERR & OERR & URXDA \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{C}=\) Clearable bit & HC = Hardware Clearable bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{5}{*}{bit 15,13} & UTXISEL1:UTXISEL0: Transmission Interrupt Mode Selection bits \\
\hline & 11 = Reserved; do not use \\
\hline & \(10=\) Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty \\
\hline & \(01=\) Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed \\
\hline & \(00=\) Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) \\
\hline \multirow[t]{7}{*}{bit 14} & UTXINV: IrDA \({ }^{\circledR}\) Encoder Transmit Polarity Inversion bit \({ }^{(1)}\) \\
\hline & IREN = 0: \\
\hline & 1 = UxTX Idle '0' \\
\hline & \(0=\) UxTX Idle ' 1 ' \\
\hline & IREN = 1: \\
\hline & 1 = UxTX Idle ' 1 ' \\
\hline & \(0=\) UxTX Idle '0' \\
\hline bit 12 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 11} & UTXBRK: Transmit Break bit \\
\hline & ```
1 = Send Sync Break on next transmission - Start bit, followed by twelve '0' bits, followed by Stop bit;
    cleared by hardware upon completion
\(0=\) Sync Break transmission disabled or completed
``` \\
\hline \multirow[t]{3}{*}{bit 10} & UTXEN: Transmit Enable bit \({ }^{(2)}\) \\
\hline & 1 = Transmit enabled, UxTX pin controlled by UARTx \\
\hline & \(0=\) Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by PORT. \\
\hline \multirow[t]{3}{*}{bit 9} & UTXBF: Transmit Buffer Full Status bit (read-only) \\
\hline & 1 = Transmit buffer is full \\
\hline & \(0=\) Transmit buffer is not full, at least one more character can be written \\
\hline \multirow[t]{2}{*}{bit 8} & TRMT: Transmit Shift Register Empty bit (read-only) \\
\hline & \begin{tabular}{l}
1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) \\
\(0=\) Transmit Shift Register is not empty, a transmission is in progress or queued
\end{tabular} \\
\hline
\end{tabular}

Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).
2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin.
See Section 9.4 "Peripheral Pin Select" for more information.

\section*{REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)}
bit 7-6 URXISEL1:URXISELO: Receive Interrupt Mode Selection bits
\(11=\) Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters)
\(10=\) Interrupt is set on RSR transfer, making the receive buffer \(3 / 4\) full (i.e., has 3 data characters)
\(0 \mathrm{x}=\) Interrupt is set when any character is received and transferred from the RSR to the receive buffer. Receive buffer has one or more characters.
bit 5 ADDEN: Address Character Detect bit (bit 8 of received data \(=1\) )
1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.
0 = Address Detect mode disabled
bit 4 RIDLE: Receiver Idle bit (read-only)
1 = Receiver is Idle
\(0=\) Receiver is active
bit 3 PERR: Parity Error Status bit (read-only)
1 = Parity error has been detected for the current character (character at the top of the receive FIFO)
\(0=\) Parity error has not been detected
bit 2 FERR: Framing Error Status bit (read-only)
1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
\(0=\) Framing error has not been detected
bit 1 OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
1 = Receive buffer has overflowed
\(0=\) Receive buffer has not overflowed (clearing a previously set OERR bit ( \(1 \rightarrow 0\) transition) will reset the receiver buffer and the RSR to the empty state
URXDA: Receive Buffer Data Available bit (read-only)
\(1=\) Receive buffer has data, at least one more character can be read
\(0=\) Receive buffer is empty
Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).
2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\subsection*{17.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 27. USB On-The-Go (OTG)".

PIC24FJ256GB110 family devices contain a full-speed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act either as a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).
For more details on OTG operation, refer to the "On-The-Go Supplement to the USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.
The USB OTG module offers these features:
- USB functionality in Device and Host modes, and OTG capabilities for application-controlled mode switching
- Software-selectable module speeds of full speed ( 12 Mbps ) or low speed (1.5 Mbps, available in Host mode only)
- Support for all four USB transfer types: control, interrupt, bulk and isochronous
- 16 bidirectional endpoints for a total of 32 unique endpoints
- DMA interface for data RAM access
- Queues up to sixteen unique endpoint transfers without servicing
- Integrated on-chip USB transceiver, with support for off-chip transceivers via a digital interface:
- Integrated Vbus generation with on-chip comparators and boost generation, and support of external VBus comparators and regulators through a digital interface
- Configurations for on-chip bus pull-up and pull-down resistors
A simplified block diagram of the USB OTG module is shown in Figure 17-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and buffer descriptors are used for the transmission and reception of data.
In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. Rx (Receive) will be used to describe transfers that move data from the USB to the microcontroller, and Tx (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 17-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.
\begin{tabular}{l|l|c|}
\multicolumn{1}{c|}{ TABLE 17-1: } & CONTROLLER-CENTRIC \\
\multicolumn{2}{c|}{} & DATA DIRECTION FOR USB \\
HOST OR TARGET
\end{tabular}

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.
Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to www.microchip.com for the latest firmware and driver support.

FIGURE 17-1: USB OTG MODULE BLOCK DIAGRAM


Note 1: Pins are multiplexed with digital I/O and other device features.

\subsection*{17.1 USB Buffer Descriptors and the BDT}

Endpoint buffer control is handled through a structure called the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configurations.
The BDT can be located in any available, 512-byte aligned block of data RAM. The BDT Pointer (U1BDTP1) contains the upper address byte of the BDT, and sets the location of the BDT in RAM. The user must set this pointer to indicate the table's location.
The BDT is composed of Buffer Descriptors (BDs) which are used to define and control the actual buffers in the USB RAM space. Each BD consists of two, 16-bit "soft" (non-fixed-address) registers, BDnSTAT and BDnADR, where \(n\) represents one of the 64 possible BDs (range of 0 to 63). BDnSTAT is the status register for BDn, while BDnADR specifies the starting address for the buffer associated with BDn.

Depending on the endpoint buffering configuration used, there are up to 64 sets of buffer descriptors, for a total of 256 bytes. At a minimum, the BDT must be at least 8 bytes long. This is because the USB specification mandates that every device must have Endpoint 0 with both input and output for initial setup.
Endpoint mapping in the BDT is dependent on three variables:
- Endpoint number (0 to 15 )
- Endpoint direction (Rx or Tx)
- Ping-pong settings (U1CNFG1<1:0>)

Figure 17-2 illustrates how these variables are used to map endpoints in the BDT.
In Host mode, only Endpoint 0 buffer descriptors are used. All transfers utilize the Endpoint 0 buffer descriptor and Endpoint Control register (U1EP0). For received packets, the attached device's source endpoint is indicated by the value of ENDPT3:ENDPT0 in the USB status register (U1STAT<7:4>). For transmitted packet, the attached device's destination endpoint is indicated by the value written to the Token register (U1TOK).

FIGURE 17-2: BDT MAPPING FOR ENDPOINT BUFFERING MODES


\section*{PIC24FJ256GB110 FAMILY}

\subsection*{17.1.1 BUFFER OWNERSHIP}

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory. This is done by using the UOWN bit as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.
When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.
The buffer descriptors have a different meaning based on the source of the register update. Register 17-1 and Register 17-2 show the differences in BDnSTAT depending on its current "ownership".

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the USB module updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count is updated.

\subsection*{17.1.2 DMA INTERFACE}

The USB OTG module uses a dedicated DMA to access both the BDT and the endpoint data buffers. Since part of the address space of the DMA is dedicated to the Buffer Descriptors, a portion of the memory connected to the DMA must comprise a contiguous address space properly mapped for the access by the module.

\section*{REGISTER 17-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ R/W-x } \\
\hline \multicolumn{8}{l|}{ R/W-x } \\
\hline UOWN & DTS & PID3 & PID2 & PID1 & PID0 & R/W-x & RC9 \\
\hline bit 15 & BC8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline BC7 & BC6 & BC5 & BC4 & BC3 & BC2 & BC1 & BC0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15 UOWN: USB Own bit
1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD or the buffer
bit 14 DTS: Data Toggle Packet bit
1 = Data 1 packet
\(0=\) Data 0 packet
bit 13-10
PID3:PID0: Packet Identifier bits (written by the USB module)
In Device mode:
Represents the PID of the received token during the last transfer.
In Host mode:
Represents the last returned PID, or the transfer status indicator.
bit 9-0
BC9:BC0: Byte Count
This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

\section*{REGISTER 17-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BDOSTAT THROUGH BD63STAT)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline UOWN & DTS \({ }^{(1)}\) & 0 & 0 & DTSEN & BSTALL & BC9 & BC8 \\
\hline \multicolumn{8}{|l|}{bit 15 bit} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline BC7 & BC6 & BC5 & BC4 & BC3 & BC2 & BC1 & BC0 \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 UOWN: USB Own bit
\(0=\) The microcontroller core owns the BD and its corresponding buffer. The USB module ignores all other fields in the BD.
bit 14
DTS: Data Toggle Packet bit \({ }^{(1)}\)
1 = Data 1 packet
\(0=\) Data 0 packet
bit 13-12 Reserved Function: Maintain as ' 0 '
bit 11 DTSEN: Data Toggle Synchronization Enable bit
1 = Data toggle synchronization is enabled; data packets with incorrect sync value will be ignored
\(0=\) No data toggle synchronization is performed
bit 10
BSTALL: Buffer Stall Enable bit
1 = Buffer STALL enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake
\(0=\) Buffer STALL disabled
bit 9-0
BC9:BC0: Byte Count bits
This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

Note 1: This bit is ignored unless DTSEN \(=1\).

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{17.2 Vbus Voltage Generation}

When operating as a USB host, either as an A-device in an OTG configuration or as an embedded host, VBus must be supplied to the attached device. PIC24FJ256GB110 family devices have an internal Vbus boost assist to help generate the required 5 V VBus from the available voltages on the board. Figure 17-3 shows how the internal VBUS components of the USB OTG module work in A-device and B-device configurations.
To enable voltage generation:
1. Verify that the USB module is powered (U1PWRC<0> = 1) and that the VBus discharge is disabled (U1OTGCON<0> = 0).
2. Set the PWM period (U1PWMRRS \(<7: 0>\) ) and duty cycle (U1PWMRRS<15:8>) as required.
3. Select the required polarity of the output signal based on the configuration of the external circuit with the PWMPOL bit (U1PWMCON<9>).
4. Select the desired target voltage using the VBUSCHG bit (U1OTGCON<1>).
5. Enable the PWM counter by setting the CNTEN bit to ' 1 ' (U1PWMCON<8>).
6. Enable the PWM module by setting the PWMEN bit to ' 1 ' (U1PWMCON<15>).
7. Enable the VBUS generation circuit (U1OTGCON<3> = 1).
Note: This section describes the general process for Vbus voltage generation and control. Please refer to the "PIC24F Family Reference Manual" for additional examples.

FIGURE 17-3: USB VOLTAGE GENERATION AND CONNECTIONS BETWEEN AN A-DEVICE AND A B-DEVICE


Note 1: Additional external components (not shown here) and software configuration are required for a host device to generate VBus. For more information, refer to the "PIC24F Family Reference Manual".

\subsection*{17.3 USB Interrupts}

The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.
Figure 17-4 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

\subsection*{17.3.1 CLEARING USB OTG INTERRUPTS}

Unlike device level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only bits. Additionally, these bits can only be cleared in software by writing a ' 1 ' to their locations (i.e., performing a MOV type instruction). Writing a ' 0 ' to a flag bit (i.e., a BCLR instruction) has no effect.

Note: Throughout this data sheet, a bit that can only be cleared by writing a ' 1 ' to its location is referred to as "Write 1 to clear". In register descriptions, this function is indicated by the descriptor "K".

FIGURE 17-4: USB OTG INTERRUPT FUNNEL


\subsection*{17.4 Device Mode Operation}

The following section describes how to perform a common Device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.

\subsection*{17.4.1 ENABLING DEVICE MODE}
1. Reset the Ping-Pong Buffer Pointers by setting, then clearing, the Ping-Pong Buffer Reset bit PPBRST (U1CON<1>).
2. Disable all interrupts (U1IE and U1EIE \(=00 \mathrm{~h}\) ).
3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR.
4. Verify that VBUS is present (non OTG devices only).
5. Enable the USB module by setting the USBEN bit ( \(\mathrm{U} 1 \mathrm{CON}<0>\) ).
6. Set the OTGEN bit (U1OTGCON<2>) to enable OTG operation.
7. Enable the endpoint zero buffer to receive the first setup packet by setting the EPRXEN and EPHSHK bits for Endpoint 0 (U1EP0<3,0> = 1).
8. Power up the USB module by setting the USBPWR bit (U1PWRC<0>).
9. Enable the D+ pull-up resistor to signal an attach by setting DPPULUP (U1OTGCON<7>).

\subsection*{17.4.2 RECEIVING AN IN TOKEN IN DEVICE MODE}
1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
2. Create a data buffer, and populate it with the data to send to the host.
3. In the appropriate (EVEN or ODD) Tx BD for the desired endpoint:
a) Set up the status register (BDnSTAT) with the correct data toggle (DATAO/1) value and the byte count of the data buffer.
b) Set up the address register (BDnADR) with the starting address of the data buffer.
c) Set the UOWN bit of the status register to ' 1 '.
4. When the USB module receives an IN token, it automatically transmits the data in the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

\subsection*{17.4.3 RECEIVING AN OUT TOKEN IN DEVICE MODE}
1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
2. Create a data buffer with the amount of data you are expecting from the host.
3. In the appropriate (EVEN or ODD) Tx BD for the desired endpoint:
a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
b) Set up the address register (BDnADR) with the starting address of the data buffer.
c) Set the UOWN bit of the status register to ' 1 '.
4. When the USB module receives an OUT token, it automatically receives the data sent by the host to the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

\subsection*{17.5 Host Mode Operation}

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for the Acknowledge portion of the transfer. Also, all transfers are performed using the Endpoint 0 control register (U1EP0) and buffer descriptors.

\subsection*{17.5.1 ENABLE HOST MODE AND DISCOVER A CONNECTED DEVICE}
1. Enable Host mode by setting \(\mathrm{U} 1 \mathrm{CON}<3>\) (HOSTEN). This causes the Host mode control bits in other USB OTG registers to become available.
2. Enable the D+ and D-pull-down resistors by setting DPPULDWN and DMPULDWN (U1OTGCON<5:4>). Disable the D+ and D-pull-up resistors by clearing DPPULUP and DMPULUP (U1OTGCON<7:6>).
3. At this point, SOF generation begins with the SOF counter loaded with 12,000. Eliminate noise on the USB by clearing the SOFEN bit (U1CON<0>) to disable Start-Of-Frame packet generation.
4. Enable the device attached interrupt by setting ATTACHIE (U1IE<6>).
5. Wait for the device attached interrupt ( \(\mathrm{U} 1 \mathrm{IR}<6>=1\) ). This is signaled by the USB device changing the state of \(D+\) or \(D\) - from ' 0 ' to ' 1 ' (SE0 to J state). After it occurs, wait 100 ms for the device power to stabilize.
6. Check the state of the JSTATE and SEO bits in U 1 CON . If the JSTATE bit ( \(\mathrm{U} 1 \mathrm{CON}<7>\) ) is ' 0 ', the connecting device is low speed. If the connecting device is low speed, set the low LSPDEN and LSPD bits (U1ADDR<7> and U1EP0<7>) to enable low-speed operation.
7. Reset the USB device by setting the RESET bit (U1CON<4>) for at least 50 ms , sending Reset signaling on the bus. After 50 ms , terminate the Reset by clearing RESET.
8. To keep the connected device from going into suspend, enable SOF packet generation to keep by setting the SOFEN bit.
9. Wait 10 ms for the device to recover from Reset.
10. Perform enumeration as described by Chapter 9 of the USB 2.0 specification.

\subsection*{17.5.2 COMPLETE A CONTROL TRANSACTION TO A CONNECTED DEVICE}
1. Follow the procedure described in Section 17.5.1 "Enable Host Mode and Discover a Connected Device" to discover a device.
2. Set up the Endpoint Control register for bidirectional control transfers by writing ODh to U1EP0 (this sets the EPCONDIS, EPTXEN, and EPHSHK bits).
3. Place a copy of the device framework setup command in a memory buffer. See Chapter 9 of the USB 2.0 specification for information on the device framework command set.
4. Initialize the buffer descriptor (BD) for the current (EVEN or ODD) Tx EPO, to transfer the eight bytes of command data for a device framework command (i.e., a GET DEVICE DESCRIPTOR):
a) Set the BD data buffer address (BDOADR) to the starting address of the 8-byte memory buffer containing the command.
b) Write 8008 h to BDOSTAT (this sets the UOWN bit, and sets a byte count of 8).
5. Set the USB device address of the target device in the address register (U1ADDR<6:0>). After a USB bus Reset, the device USB address will be zero. After enumeration, it will be set to another value between 1 and 127.
6. Write DOh to U1TOK; this is a SETUP token to Endpoint 0, the target device's default control pipe. This initiates a SETUP token on the bus, followed by a data packet. The device handshake is returned in the PID field of BDOSTAT after the packets are complete. When the USB module updates BDOSTAT, a transfer done interrupt is asserted (the TRNIF flag is set). This completes the setup phase of the setup transaction as referenced in chapter 9 of the USB specification.
7. To initiate the data phase of the setup transaction (i.e., get the data for the GET DEVICE descriptor command), set up a buffer in memory to store the received data.
8. Initialize the current (EVEN or ODD) Rx or Tx (Rx for IN, Tx for OUT) EPO BD to transfer the data.
a) Write C040h to BDOSTAT. This sets the UOWN, configures Data Toggle (DTS) to DATA1, and sets the byte count to the length of the data buffer ( 64 or 40 h , in this case).
b) Set BDOADR to the starting address of the data buffer.
9. Write the token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 90h to U1TOK for an IN token for a GET DEVICE DESCRIPTOR command). This initiates an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BDOSTAT is written and a transfer done interrupt is asserted (the TRNIF flag is set). For control transfers with a single packet data phase, this completes the data phase of the setup transaction as referenced in chapter 9 of the USB specification. If more data needs to be transferred, return to step 8.
10. To initiate the status phase of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
11. Initialize the current (even or odd) Tx EPO BD to transfer the status data.:
a) Set the BDT buffer address field to the start address of the data buffer
b) Write 8000 h to BDOSTAT (set UOWN bit, configure DTS to DATA0, and set byte count to 0 ).
12. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 01h to U1TOK for an OUT token for a GET DEVICE DESCRIPTOR command). This initiates an OUT token on the bus followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the handshake from the device, and a transfer done interrupt is asserted (the TRNIF flag is set). This completes the status phase of the setup transaction as described in chapter 9 of the USB specification.
Note: Only one control transaction can be performed per frame.

\subsection*{17.5.3 SEND A FULL-SPEED BULK DATA TRANSFER TO A TARGET DEVICE}
1. Follow the procedure described in Section 17.5.1 "Enable Host Mode and Discover a Connected Device" and Section 17.5.2 "Complete a Control Transaction to a Connected Device" to discover and configure a device.
2. To enable transmit and receive transfers with handshaking enabled, write 1Dh to U1EP0. If the target device is a low-speed device, also set the LSPD bit (U1EP0<7>). If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit, RETRYDIS (U1EP0<6>).
3. Set up the BD for the current (EVEN or ODD) Tx EP0 to transfer up to 64 bytes.
4. Set the USB device address of the target device in the address register (U1ADDR<6:0>).
5. Write an OUT token to the desired endpoint to U1TOK. This triggers the module's transmit state machines to begin transmitting the token and the data.
6. Wait for the Transfer Done Interrupt Flag, TRNIF. This indicates that the BD has been released back to the microprocessor, and the transfer has completed. If the retry disable bit is set, the handshake (ACK, NAK, STALL or ERROR ( 0 Fh )) is returned in the BD PID field. If a STALL interrupt occurs, the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SEO for more than \(2.5 \mu \mathrm{~s}\) ), then the target has detached (U1IR<0> is set).
7. Once the transfer done interrupt occurs (TRNIF is set), the BD can be examined and the next data packet queued by returning to step 2 .
Note: USB speed, transceiver and pull-ups should only be configured during the module setup phase. It is not recommended to change these settings while the module is enabled.

\subsection*{17.6 OTG Operation}

\subsection*{17.6.1 SESSION REQUEST PROTOCOL (SRP)}

An OTG A-device may decide to power down the Vbus supply when it is not using the USB link through the Session Request Protocol (SRP). Software may do this by clearing VBUSON (U1OTGCON<3>). When the VBus supply is powered down, the A-device is said to have ended a USB session.
An OTG A-device or Embedded Host may re-power the Vbus supply at any time (initiate a new session). An OTG B-device may also request that the OTG A-device re-power the VBUS supply (initiate a new session). This is accomplished via Session Request Protocol (SRP).
Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check for two conditions:
1. VBus supply is below the Session Valid voltage, and
2. Both \(D+\) and \(D\) - have been low for at least 2 ms .

The B-device will be notified of condition 1 by the SESENDIF (U1OTGIR<2>) interrupt. Software will have to manually check for condition 2.

> Note: When the A-device powers down the Vbus supply, the B-device must disconnect its pull-up resistor from power. If the device is self-powered, it can do this by clearing DPPULUP (U1OTGCON<7>) and DMPULUP (U1OTGCON<6>).

The B-device may aid in achieving condition 1 by discharging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).
After these initial conditions are met, the B-device may begin requesting the new session. The \(B\)-device begins by pulsing the \(\mathrm{D}+\) data line. Software should do this by setting DPPULUP (U1OTGCON<7>). The data line should be held high for 5 to 10 ms .
The B-device then proceeds by pulsing the VBus supply. Software should do this by setting VBUSCHG (UTOGCTRL<1>). When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBus supply by setting VBUSON (U1OTGCON<3>).
The B-device should not monitor the state of the VBus supply while performing VBus supply pulsing. When the B-device does detect that the Vbus supply has been restored (via the SESVDIF (U1OTGIR<3>) interrupt), the B-device must re-connect to the USB link by pulling up D+ or D- (via the DPPULUP or DMPULUP).
The A-device must complete the SRP by driving USB Reset signaling.

\subsection*{17.6.2 HOST NEGOTIATION PROTOCOL (HNP)}

In USB OTG applications, a Dual Role Device (DRD) is a device that is capable of being either a host or a peripheral. Any OTG DRD must support Host Negotiation Protocol (HNP).
HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable the B-device to follow HNP. Refer to the On-The-Go Supplement to the USB 2.0 Specification for more information regarding HNP. HNP may only be initiated at full speed.
After being enabled for HNP by the A-device, the B-device requests being the host any time that the USB link is in Suspend state, by simply indicating a disconnect. This can be done in software by clearing DPPULUP and DMPULUP. When the A-device detects the disconnect condition (via the URSTIF ( \(\mathrm{U} 1 \mathrm{IR}<0>\) ) interrupt), the A-device may allow the B-device to take over as Host. The A-device does this by signaling connect as a full-speed function. Software may accomplish this by setting DPPULUP.
If the A-device responds instead with resume signaling, the A-device remains as host. When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.
When the B-device has finished in its role as Host, it stops all bus activity and turns on its D+ pull-up resistor by setting DPPULUP. When the A-device detects a suspend condition (Idle for 3 ms ), the A-device turns off its D+ pull-up. The A-device may also power-down Vbus supply to end the session. When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation, and drives Reset signaling.

\subsection*{17.7 USB OTG Module Registers}

There are a total of 37 memory mapped registers associated with the USB OTG module. They can be divided into four general categories:
- USB OTG Module Control (12)
- USB Interrupt (7)
- USB Endpoint Management (16)
- USB Vbus Power Control (2)

This total does not include the (up to) 128 BD registers in the BDT. Their prototypes, described in Register 17-1 and Register 17-2, are shown separately in Section 17.1 "USB Buffer Descriptors and the BDT".
With the exception U1PWMCON and U1PWMRRS, all USB OTG registers are implemented in the Least Significant Byte of the register. Bits in the upper byte are unimplemented, and have no function. Note that some registers are instantiated only in Host mode, while other registers have different bit instantiations and functions in Device and Host modes.
Registers described in the following sections are those that have bits with specific control and configuration features. The following registers are used for data or address values only:
- U1BDTP1: Specifies the 256 -word page in data RAM used for the BDT; 8-bit value with bit 0 fixed as ' 0 ' for boundary alignment
- U1FRML and U1FRMH: Contains the 11-bit byte counter for the current data frame
- U1PWMRRS: Contains the 8-bit value for PWM duty cycle (bits 15:8) and PWM period (bits 7:0) for the VBUS boost assist PWM module.

\subsection*{17.7.1 USB OTG MODULE CONTROL REGISTERS}

REGISTER 17-3: U1OTGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|c|c|}
\hline R-0, HSC & U-0 & R-0, HSC & U-0 & R-0, HSC & R-0, HSC & U-0 & R-0, HSC \\
\hline ID & - & LSTATE & - & SESVD & SESEND & - & VBUSVD \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{HSC}=\) Hardware Settable/Clearable bit \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) ID: ID Pin State Indicator bit
\(1=\) No plug is attached, or a type B cable has been plugged into the USB receptacle
\(0=\) A type A plug has been plugged into the USB receptacle
bit \(6 \quad\) Unimplemented: Read as ' 0 '
bit 5 LSTATE: Line State Stable Indicator bit
1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1 ms
\(0=\) The USB line state has NOT been stable for the previous 1 ms
bit \(4 \quad\) Unimplemented: Read as ' 0 '
bit 3 SESVD: Session Valid Indicator bit
1 = The VBUS voltage is above VA_SESS_VLD (as defined in the USB OTG Specification) on the A or B-device
\(0=\) The VBUS voltage is below VA_SESS_VLD on the A or B-device
bit 2 SESEND: B-Session End Indicator bit
1 = The Vbus voltage is below VB_SESS_END (as defined in the USB OTG Specification) on the B-device
\(0=\) The Vbus voltage is above VB_SESS_END on the B-device
bit 1
Unimplemented: Read as ' 0 '
bit \(0 \quad\) VBUSVD: A-Vbus Valid Indicator bit
1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the USB OTG Specification) on the A-device
\(0=\) The VBUS voltage is below VA_VBUS_VLD on the A-device

\section*{REGISTER 17-4: U1OTGCON: USB ON-THE-GO CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & - & - & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit \(15 \times\) bit 8} \\
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline DPPULUP & DMPULUP & DPPULDWN \({ }^{(1)}\) & DMPULDWN \({ }^{(1)}\) & VBUSON \({ }^{(1)}\) & OTGEN \({ }^{(1)}\) & VBUSCHG \({ }^{(1)}\) & VBUSDIS \({ }^{(1)}\) \\
\hline \multicolumn{8}{|l|}{bit 7 bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular} \(\mathrm{x}=\) Bit is unknown
bit 15-8 Unimplemented: Read as ' 0 '
bit 7 DPPULUP: D+ Pull-Up Enable bit
1 = D+ data line pull-up resistor enabled
0 = D+ data line pull-up resistor disabled
bit 6 DMPULUP: D- Pull-Up Enable bit
1 = D- data line pull-up resistor enabled
\(0=\mathrm{D}\) - data line pull-up resistor disabled
bit 5 DPPULDWN: D+ Pull-Down Enable bit \({ }^{(1)}\)
\(1=\mathrm{D}+\) data line pull-down resistor enabled
\(0=\mathrm{D}+\) data line pull-down resistor disabled
bit 4 DMPULDWN: D- Pull-Down Enable bit \({ }^{(1)}\)
1 = D- data line pull-down resistor enabled
\(0=\mathrm{D}\) - data line pull-down resistor disabled
bit \(3 \quad\) VBUSON: VBus Power-on bit \({ }^{(1)}\)
\(1=\) VBUS line powered
\(0=\) Vbus line not powered
bit 2 OTGEN: OTG Features Enable bit \({ }^{(1)}\)
1 = USB OTG enabled; all D+/D- pull-ups and pull-downs bits are enabled
\(0=\) USB OTG disabled; D+/D-pull-ups and pull-downs are controlled in hardware by the settings of the HOSTEN and USBEN bits (U1CON<3,0>)
bit 1 VBUSCHG: Vbus Charge Select bit \({ }^{(1)}\)
\(1=\) VBUS line set to charge to 3.3 V
\(0=\) VBus line set to charge to 5 V
bit \(0 \quad\) VBUSDIS: VBUS Discharge Enable bit \({ }^{(1)}\)
\(1=\) VBUS line discharged through a resistor
\(0=\) VBUS line not discharged
Note 1: These bits are only used in Host mode; do not use in Device mode.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 17-5: U1PWRC: USB POWER CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|lll|l|c|c|c|c|c|}
\hline R/W-0, HS & U-0 & U-0 & R/W-0 & U-0 & U-0 & \multicolumn{1}{c|}{ R/W-0, HC } & R/W-0 \\
\hline UACTPND & - & - & USLPGRD & - & - & USUSPND & USBPWR \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware Settable bit & HC = Hardware Clearable bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-8 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 7} & UACTPND: USB Activity Pending bit \\
\hline & \begin{tabular}{l}
1 = Module should not be suspended at the moment (requires USLPGRD bit to be set) \\
\(0=\) Module may be suspended or powered down
\end{tabular} \\
\hline bit 6-5 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{2}{*}{bit 4} & USLPGRD: Sleep/Suspend Guard bit \\
\hline & ```
1 = Indicate to the USB module that it is about to be suspended or powered down
0 = No suspend
``` \\
\hline bit 3-2 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 1} & USUSPND: USB Suspend Mode Enable bit \\
\hline & ```
1 = USB OTG module is in Suspend mode; USB clock is gated and the transceiver is placed in a low-power state
\[
0=\text { Normal USB OTG operation }
\]
``` \\
\hline bit 0 & USBPWR: USB Operation Enable bit \\
\hline & \[
\begin{aligned}
& 1=\text { USB OTG module is enabled } \\
& 0=\text { USB OTG module is disabled }
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Do not clear this bit unless the HOSTEN, USBEN and OTGEN bits (U1CON<3,0> and U1OTGCON<2>) are all cleared.

REGISTER 17-6: U1STAT: USB STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R-0, HSC & R-0, HSC & R-0, HSC & R-0, HSC & R-0, HSC & R-0, HSC & U-0 & U-0 \\
\hline ENDPT3 & ENDPT2 & ENDPT1 & ENDPT0 & DIR & PPBI \(^{(1)}\) & - & - \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(R=\) Readable bit & \(W=\) Writable bit & \(H S C=\) Hardware Settable/Clearable bit \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-8 & Unimplemented: Read as '0' \\
\hline bit 7-4 & \begin{tabular}{l}
ENDPT3:ENDPT0: Number of the Last Endpoint Activity bits (Represents the number of the BDT updated by the last USB transfer). \\
1111 = Endpoint 15 \\
1110 = Endpoint 14 \\
0001 = Endpoint 1 \\
\(0000=\) Endpoint 0
\end{tabular} \\
\hline bit 3 & DIR: Last BD Direction Indicator bit
\[
\begin{aligned}
& 1=\text { The last transaction was a transmit transfer (Tx) } \\
& 0=\text { The last transaction was a receive transfer (Rx) }
\end{aligned}
\] \\
\hline bit 2 & \begin{tabular}{l}
PPBI: Ping-Pong BD Pointer Indicator bit \({ }^{(1)}\) \\
1 = The last transaction was to the ODD BD bank \\
\(0=\) The last transaction was to the EVEN BD bank
\end{tabular} \\
\hline bit 1-0 & Unimplemented: Read as '0' \\
\hline
\end{tabular}

Note 1: This bit is only valid for endpoints with available EVEN and ODD BD registers.

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 17-7: U1CON: USB CONTROL REGISTER (DEVICE MODE)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{} \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & R-x, HSC & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & SE0 & PKTDIS & - & HOSTEN & RESUME & PPBRST & USBEN \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Legend: & & \(\mathrm{U}=\) Unimplemented bit, read as '0' \\
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & HSC = Hardware Settable/Clearable bit \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-7 Unimplemented: Read as ' 0 '
bit 6 SE0: Live Single-Ended Zero Flag bit
1 = Single-ended zero active on the USB bus
\(0=\) No single-ended zero detected
bit \(5 \quad\) PKTDIS: Packet Transfer Disable bit
1 = SIE token and packet processing disabled; automatically set when a SETUP token is received
\(0=\) SIE token and packet processing enabled
bit \(4 \quad\) Unimplemented: Read as ' 0 '
bit 3 HOSTEN: Host Mode Enable bit
1 = USB host capability enabled; pull-downs on D+ and D- are activated in hardware
\(0=\) USB host capability disabled
bit 2 RESUME: Resume Signaling Enable bit
1 = Resume signaling activated
\(0=\) Resume signaling disabled
bit 1 PPBRST: Ping-Pong Buffers Reset bit
1 = Reset all Ping-Pong Buffer Pointers to the EVEN BD banks
0 = Ping-Pong Buffer Pointers not reset
bit \(0 \quad\) USBEN: USB Module Enable bit
1 = USB module and supporting circuitry enabled (device attached); D+ pull-up is activated in hardware
\(0=\) USB module and supporting circuitry disabled (device detached)

REGISTER 17-8: U1CON: USB CONTROL REGISTER (HOST MODE ONLY)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R-x, HSC & R-x, HSC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline JSTATE & SE0 & TOKBUSY & RESET & HOSTEN & RESUME & PPBRST & SOFEN \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{HSC}=\) Hardware Settable/Clearable bit \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit 7 JSTATE: Live Differential Receiver J State Flag bit
1 = J state (differential ' 0 ' in low speed, differential ' 1 ' in full speed) detected on the USB
0 = No J state detected
bit 6 SE0: Live Single-Ended Zero Flag bit
1 = Single-ended zero active on the USB bus
\(0=\) No single-ended zero detected
bit 5 TOKBUSY: Token Busy Status bit
\(1=\) Token being executed by the USB module in On-The-Go state
\(0=\) No token being executed
bit 4 RESET: Module Reset bit
1 = USB Reset has been generated; for software Reset, application must set this bit for 10 ms , then clear it
\(0=\) USB Reset terminated
bit 3 HOSTEN: Host Mode Enable bit
1 = USB host capability enabled; pull-downs on \(D+\) and \(D\) - are activated in hardware
\(0=\) USB host capability disabled
bit 2 RESUME: Resume Signaling Enable bit
1 = Resume signaling activated; software must set bit for 10 ms and then clear to enable remote wake-up
\(0=\) Resume signaling disabled
bit 1 PPBRST: Ping-Pong Buffers Reset bit
1 = Reset all Ping-Pong Buffer Pointers to the EVEN BD banks
0 = Ping-Pong Buffer Pointers not reset
bit 0
SOFEN: Start-Of-Frame Enable bit
1 = Start-Of-Frame token sent every one 1 millisecond
\(0=\) Start-Of-Frame token disabled

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 17-9: U1ADDR: USB ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline LSPDEN \({ }^{(1)}\) & ADDR6 & ADDR5 & ADDR4 & ADDR3 & ADDR2 & ADDR1 & ADDR0 \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) LSPDEN: Low-Speed Enable Indicator bit \({ }^{(1)}\)
1 = USB module operates at low speed
\(0=\) USB module operates at full speed
bit 6-0 ADDR6:ADDR0: USB Device Address bits
Note 1: Host mode only. In Device mode, this bit is unimplemented and read as ' 0 '.

REGISTER 17-10: U1TOK: USB TOKEN REGISTER (HOST MODE ONLY)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PID3 & PID2 & PID1 & PID0 & EP3 & EP2 & EP1 & EP0 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-8 Unimplemented: Read as ' 0 '
bit 7-4 PID3:PID0: Token Type Identifier bits
1101 = SETUP (TX) token type transaction \({ }^{(1)}\)
\(1001=\operatorname{IN}(R X)\) token type transaction \({ }^{(1)}\)
0001 = OUT (TX) token type transaction \({ }^{(1)}\)
bit 3-0 EP3:EP0: Token Command Endpoint Address bits
This value must specify a valid endpoint on the attached device.
Note 1: All other combinations are reserved and are not to be used.

REGISTER 17-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CNT7 & CNT6 & CNT5 & CNT4 & CNT3 & CNT2 & CNT1 & CNT0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-8 Unimplemented: Read as ' 0 '
bit 7-0 CNT7:CNT0: Start-Of-Frame Size bits;
Value represents \(10+\) (packet size of \(n\) bytes). For example:
\(01001010=64\)-byte packet
\(00101010=32\)-byte packet
\(00010010=8\)-byte packet

REGISTER 17-12: U1CNFG1: USB CONFIGURATION REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline UTEYE & UOEMON & (1) & - & USBSIDL & - & - & PPB1 & PPB0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 ' \(=\) Bit is cleared
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) UTEYE: USB Eye Pattern Test Enable bit
1 = Eye pattern test enabled
\(0=\) Eye pattern test disabled
bit 6 UOEMON: USB \(\overline{\mathrm{OE}}\) Monitor Enable bit \({ }^{(1)}\)
\(1=\overline{\mathrm{OE}}\) signal active; it indicates intervals during which the \(\mathrm{D}+/ \mathrm{D}\) - lines are driving
\(0=\overline{\mathrm{OE}}\) signal inactive
bit \(5 \quad\) Unimplemented: Read as ' 0 '
bit 4 USBSIDL: USB OTG Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 3-2 Unimplemented: Read as ' 0 '
bit 1-0 PPB1:PPB0: Ping-Pong Buffers Configuration bit
11 = EVEN/ODD ping-pong buffers enabled for Endpoints 1 to 15
\(10=\) EVEN/ODD ping-pong buffers enabled for all endpoints
\(01=\) EVEN/ODD ping-pong buffer enabled for OUT Endpoint 0
\(00=\) EVEN/ODD ping-pong buffers disabled
Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 17-13: U1CNFG2: USB CONFIGURATION REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & PUVBUS & EXTI2CEN & UVBUSDIS \({ }^{(1)}\) & UVCMPDIS \(^{(1)}\) & UTRDIS \(^{(1)}\) \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-5 Unimplemented: Read as ' 0 '
bit 4 PUVBUS: Vbus Pull-up Enable bit
1 = Pull-up on VBus pin enabled
\(0=\) Pull-up on Vbus pin disabled
bit 3 EXTI2CEN: \(I^{2} C^{\text {TM }}\) Interface For External Module Control Enable bit \(1=\) External module(s) controlled via \(I^{2}\) C interface \(0=\) External module(s) controller via dedicated pins
bit 2 UVBUSDIS: On-Chip 5V Boost Regulator Builder Disable bit \({ }^{(1)}\)
1 = On-chip boost regulator builder disabled; digital output control interface enabled
0 = On-chip boost regulator builder active
bit 1 UVCMPDIS: On-Chip VBus Comparator Disable bit \({ }^{(1)}\)
1 = On-chip charge VBUS comparator disabled; digital input status interface enabled
0 = On-chip charge VBUS comparator active
bit \(0 \quad\) UTRDIS: On-Chip Transceiver Disable bit \({ }^{(1)}\)
1 = On-chip transceiver and VBus detection disabled; digital transceiver interface enabled
\(0=\) On-chip transceiver and VBUS detection active
Note 1: Never change these bits while the USBPWR bit is set (U1PWRC<0> = 1).

\subsection*{17.7.2 USB INTERRUPT REGISTERS}

REGISTER 17-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & U-0 & R/K-0, HS \\
\hline IDIF & T1MSECIF & LSTATEIF & ACTVIF & SESVDIF & SESENDIF & - & VBUSVDIF \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{K}=\) Write ' 1 ' to clear bit & \(\mathrm{HS}=\) Hardware Settable bit \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) IDIF: ID State Change Indicator bit
1 = Change in ID state detected
\(0=\) No ID state change
bit 6 T1MSECIF: 1 Millisecond Timer bit
1 = The 1 millisecond timer has expired
\(0=\) The 1 millisecond timer has not expired
bit 5 LSTATEIF: Line State Stable Indicator bit
1 = USB line state (as defined by the SE0 and JSTATE bits) has been stable for 1 ms , but different from last time
\(0=\) USB line state has not been stable for 1 ms
bit 4 ACTVIF: Bus Activity Indicator bit
1 = Activity on the D+/D- lines or Vbus detected
\(0=\) No activity on the D+/D- lines or VBUS detected
bit 3 SESVDIF: Session Valid Change Indicator bit
\(1=\) VBUs has crossed VA_SESS_END (as defined in the USB OTG Specification) \({ }^{(1)}\)
\(0=\) Vbus has not crossed VA_SESS_END
bit 2 SESENDIF: B-Device Vbus Change Indicator bit
1 = VBUS change on B-device detected; VBus has crossed VB_SESS_END (as defined in the USB OTG Specification) \({ }^{(1)}\)
\(0=\) VBus has not crossed VA_SESS_END
bit \(1 \quad\) Unimplemented: Read as ' 0 '
bit \(0 \quad\) VBUSVDIF A-Device Vbus Change Indicator bit
1 = VBus change on A-device detected; VBus has crossed VA_VBus_VLD (as defined in the USB OTG Specification) \({ }^{(1)}\)
\(0=\) No VBus change on A-device detected
Note 1: VBus threshold crossings may be either rising or falling.

Note: Individual bits can only be cleared by writing a ' 1 ' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 17-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 \\
\hline IDIE & T1MSECIE & LSTATEIE & ACTVIE & SESVDIE & SESENDIE & - & VBUSVDIE \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
\begin{tabular}{ll} 
bit 15-8 & Unimplemented: Read as ' 0 ' \\
bit 7 & IDIE: ID Interrupt Enable bit
\end{tabular}

1 = Interrupt enabled
\(0=\) Interrupt disabled
bit \(6 \quad\) T1MSECIE: 1 Millisecond Timer Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit 5 LSTATEIE: Line State Stable Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit \(4 \quad\) ACTVIE: Bus Activity Interrupt Enable bit
1 = Interrupt enabled
0 = Interrupt disabled
bit 3 SESVDIE: Session Valid Interrupt Enable bit
1 = Interrupt enabled
0 = Interrupt disabled
bit 2 SESENDIE: B-Device Session End Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit 1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) VBUSVDIE: A-Device Vbus Valid Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled

\section*{REGISTER 17-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/K-0, HS & U-0 & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R-0 & R/K-0, HS \\
\hline STALLIF & - & RESUMEIF & IDLEIF & TRNIF & SOFIF & UERRIF & URSTIF \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{K}=\) Write ' 1 ' to clear bit & \(\mathrm{HS}=\) Hardware Settable bit \\
\(-\mathrm{n}=\) Value at POR & '1' = Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) STALLIF: STALL Handshake Interrupt bit
1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in Device mode
\(0=A\) STALL handshake has not been sent
bit \(6 \quad\) Unimplemented: Read as ' 0 '
bit 5 RESUMEIF: Resume Interrupt bit
1 = A K-state is observed on the \(\mathrm{D}+\) or D - pin for \(2.5 \mu \mathrm{~s}\) (differential ' 1 ' for low speed, differential ' 0 ' for full speed)
\(0=\) No K-state observed
bit 4 IDLEIF: Idle Detect Interrupt bit
\(1=\) Idle condition detected (constant Idle state of 3 ms or more)
\(0=\) No Idle condition detected
bit 3 TRNIF: Token Processing Complete Interrupt bit
1 = Processing of current token is complete; read U1STAT register for endpoint information
\(0=\) Processing of current token not complete; clear U1STAT register or load next token from STAT (clearing this bit causes the STAT FIFO to advance)
bit 2 SOFIF: Start-Of-Frame Token Interrupt bit
1 = A Start-Of-Frame token received by the peripheral or the Start-Of-Frame threshold reached by the host
\(0=\) No Start-Of-Frame token received or threshold reached
bit 1 UERRIF: USB Error Condition Interrupt bit (read-only)
1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit
\(0=\) No unmasked error condition has occurred
bit \(0 \quad\) URSTIF: USB Reset Interrupt bit
\(1=\) Valid USB Reset has occurred for at least \(2.5 \mu \mathrm{~s}\); Reset state must be cleared before this bit can be reasserted
\(0=\) No USB Reset has occurred. Individual bits can only be cleared by writing a ' 1 ' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

Note: Individual bits can only be cleared by writing a ' 1 ' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

REGISTER 17-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-O & U-0 & U-0 & U-0 & U-0 & U-O & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|cc|c|c|c|c|c|c|}
\hline R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R-0 & R/K-0, HS \\
\hline STALLIF & ATTACHIF & RESUMEIF & IDLEIF & TRNIF & SOFIF & UERRIF & DETACHIF \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{K}=\) Write ' 1 ' to clear bit & \(\mathrm{HS}=\) Hardware Settable bit \\
\(-\mathrm{n}=\) Value at POR & '1' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-8 & Unimplemented: Read as '0' \\
\hline bit 7 & \begin{tabular}{l}
STALLIF: STALL Handshake Interrupt bit \\
\(1=\mathrm{A}\) STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode \\
\(0=\mathrm{A}\) STALL handshake has not been sent
\end{tabular} \\
\hline bit 6 & ATTACHIF: Peripheral Attach Interrupt bit
\[
\begin{aligned}
1= & \text { A peripheral attachment has been detected by the module; set if the bus state is not SE0 and there } \\
& \text { has been no bus activity for } 2.5 \mu \mathrm{~s} \\
0= & \text { No peripheral attachement detected }
\end{aligned}
\] \\
\hline bit 5 & RESUMEIF: Resume Interrupt bit
\[
\begin{aligned}
& 1=\text { A K-state is observed on the D+ or D- pin for } 2.5 \mu \mathrm{~s} \text { (differential ' } 1 \text { ' for low speed, differential ' } 0 \text { ' for } \\
& \text { full speed) } \\
& 0=\text { No K-state observed }
\end{aligned}
\] \\
\hline bit 4 & \begin{tabular}{l}
IDLEIF: Idle Detect Interrupt bit \\
\(1=\) Idle condition detected (constant Idle state of 3 ms or more) \\
\(0=\) No Idle condition detected
\end{tabular} \\
\hline bit 3 & TRNIF: Token Processing Complete Interrupt bit
\[
\begin{aligned}
& 1=\text { Processing of current token is complete; read U1STAT register for endpoint information } \\
& 0=\text { Processing of current token not complete; clear U1STAT register or load next token from U1STAT }
\end{aligned}
\] \\
\hline bit 2 & SOFIF: Start-Of-Frame Token Interrupt bit
```

1 = A Start-Of-Frame token received by the peripheral or the Start-Of-Frame threshold reached by the
host
0= No Start-Of-Frame token received or threshold reached

``` \\
\hline bit 1 & UERRIF: USB Error Condition Interrupt bit
```

1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set
this bit
0 = No unmasked error condition has occurred

``` \\
\hline
\end{tabular}
bit 0 DETACHIF: Detach Interrupt bit
\(1=\) A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be reasserted
\(0=\) No peripheral detachment detected. Individual bits can only be cleared by writing a ' 1 ' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

Note: Individual bits can only be cleared by writing a ' 1 ' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

\section*{REGISTER 17-18: U1IE: USB INTERRUPT ENABLE REGISTER (ALL USB MODES)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline STALLIE & ATTACHIE \\
& & RESUMEIE & IDLEIE & TRNIE & SOFIE & UERRIE & URSTIE \\
\hline bit 7 & & & & & & & DETACHIE \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit 7 STALLIE: STALL Handshake Interrupt Enable bit
1 = Interrupt enabled
0 = Interrupt disabled
bit \(6 \quad\) ATTACHIE: Peripheral Attach Interrupt bit (Host mode only) \({ }^{(\mathbf{1})}\)
1 = Interrupt enabled
0 = Interrupt disabled
bit 5 RESUMEIE: Resume Interrupt bit
1 = Interrupt enabled
0 = Interrupt disabled
bit \(4 \quad\) IDLEIE: Idle Detect Interrupt bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit 3 TRNIE: Token Processing Complete Interrupt bit
1 = Interrupt enabled
0 = Interrupt disabled
bit 2 SOFIE: Start-of-Frame Token Interrupt bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit 1 UERRIE: USB Error Condition Interrupt bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit 0 URSTIE or DETACHIE: USB Reset Interrupt (Device mode) or USB Detach Interrupt (Host mode) Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
Note 1: Unimplemented in Device mode, read as ' 0 '.

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 17-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|c|c|c|c|}
\hline R/K-0, HS & U-0 & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS & R/K-0, HS \\
\hline BTSEF & - & DMAEF & BTOEF & DFN8EF & \multirow{2}{*}{ CRC16EF } & CRC5EF & \multirow{2}{*}{ PIDEF } \\
\hline bit 7 & & & & & EOFEF & \\
bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{K}=\) Write ' 1 ' to clear bit & \(\mathrm{HS}=\) Hardware Settable bit \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-8 & Unimplemented: Read as '0' \\
\hline \multirow[t]{3}{*}{bit 7} & BTSEF: Bit Stuff Error Flag bit \\
\hline & \(1=\) Bit stuff error has been detected \\
\hline & \(0=\) No bit stuff error \\
\hline bit 6 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 5} & DMAEF: DMA Error Flag bit \\
\hline & 1 = A USB DMA error condition detected; the data size indicated by the BD byte count field is less than the number of received bytes. The received data is truncated.
\[
0=\text { No DMA error }
\] \\
\hline \multirow[t]{3}{*}{bit 4} & BTOEF: Bus Turnaround Time-out Error Flag bit \\
\hline & 1 = Bus turnaround time-out has occurred \\
\hline & \(0=\) No bus turnaround time-out \\
\hline \multirow[t]{3}{*}{bit 3} & DFN8EF: Data Field Size Error Flag bit \\
\hline & 1 = Data field was not an integral number of bytes \\
\hline & \(0=\) Data field was an integral number of bytes \\
\hline \multirow[t]{3}{*}{bit 2} & CRC16EF: CRC16 Failure Flag bit \\
\hline & \(1=\mathrm{CRC16}\) failed \\
\hline & \(0=\) CRC16 passed \\
\hline \multirow[t]{8}{*}{bit 1} & For Device mode: \\
\hline & CRC5EF: CRC5 Host Error Flag bit \\
\hline & 1 = Token packet rejected due to CRC5 error \\
\hline & \(0=\) Token packet accepted (no CRC5 error) \\
\hline & For Host mode: \\
\hline & EOFEF: End-Of-Frame Error Flag bit \\
\hline & 1 = End-Of-Frame error has occurred \\
\hline & 0 = End-Of-Frame interrupt disabled \\
\hline \multirow[t]{3}{*}{bit 0} & PIDEF: PID Check Failure Flag bit \\
\hline & 1 = PID check failed \\
\hline & \(0=\) PID check passed. Individual bits can only be cleared by writing a ' 1 ' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared. \\
\hline
\end{tabular}

Note: Individual bits can only be cleared by writing a ' 1 ' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

REGISTER 17-20: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multirow[b]{2}{*}{BTSEE} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{DMAEE} & \multirow[b]{2}{*}{BTOEE} & \multirow[b]{2}{*}{DFN8EE} & \multirow[b]{2}{*}{CRC16EE} & CRC5EE & \multirow[b]{2}{*}{PIDEE} \\
\hline & & & & & & EOFEE & \\
\hline \multicolumn{7}{|l|}{bit 7} & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular} \(\mathrm{x}=\) Bit is unknown
bit 15-8 Unimplemented: Read as ' 0 '
bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit \(6 \quad\) Unimplemented: Read as ' 0 '
bit 5 DMAEE: DMA Error Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
\(1=\) Interrupt enabled
\(0=\) Interrupt disabled
bit 3 DFN8EE: Data Field Size Error Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit \(1 \quad\) For Device mode:
CRC5EE: CRC5 Host Error Interrupt Enable bit
\(1=\) Interrupt enabled
\(0=\) Interrupt disabled
For Host mode:
EOFEE: End-of-Frame Error interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled
bit \(0 \quad\) PIDEE: PID Check Failure Interrupt Enable bit
1 = Interrupt enabled
\(0=\) Interrupt disabled

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{17.7.3 USB ENDPOINT MANAGEMENT REGISTERS}

REGISTER 17-21: U1EPn: USB ENDPOINT CONTROL REGISTERS ( \(\mathrm{n}=0\) TO 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|cc|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline LSPD \(^{\mathbf{( 1 )}}\) & RETRYDIS \\
\\
\hline \multicolumn{1}{|l|}{} & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit 7 LSPD: Low-Speed Direct Connection Enable bit (U1EP0 only) \({ }^{(1)}\)
1 = Direct connection to a low-speed device enabled
\(0=\) Direct connection to a low-speed device disabled
bit 6 RETRYDIS: Retry Disable bit (U1EP0 only) \({ }^{(\mathbf{1 )}}\)
1 = Retry NAK transactions disabled
\(0=\) Retry NAK transactions enabled; retry done in hardware
bit \(5 \quad\) Unimplemented: Read as ' 0 '
bit 4 EPCONDIS: Bidirectional Endpoint Control bit
If EPTXEN and EPRXEN = 1:
1 = Disable Endpoint \(n\) from Control transfers; only Tx and Rx transfers allowed
\(0=\) Enable Endpoint \(n\) for Control (SETUP) transfers; Tx and Rx transfers also allowed.
For all other combinations of EPTXEN and EPRXEN:
This bit is ignored.
bit 3 EPRXEN: Endpoint Receive Enable bit
1 = Endpoint n receive enabled
\(0=\) Endpoint \(n\) receive disabled
bit 2 EPTXEN: Endpoint Transmit Enable bit
1 = Endpoint \(n\) transmit enabled
\(0=\) Endpoint n transmit disabled
bit 1 EPSTALL: Endpoint Stall Status bit
1 = Endpoint \(n\) was stalled
\(0=\) Endpoint n was not stalled
bit \(0 \quad\) EPHSHK: Endpoint Handshake Enable bit
1 = Endpoint handshake enabled
\(0=\) Endpoint handshake disabled (typically used for isochronous endpoints)
Note 1: These bits are available only for U1EP0, and only in Host mode. For all other U1EPn registers, these bits are always unimplemented and read as ' 0 '.

\subsection*{17.7.4 USB Vbus POWER CONTROL REGISTER}

\section*{REGISTER 17-22: U1PWMCON: USB Vbus PWM GENERATOR CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline PWMEN & - & - & - & - & - & PWMPOL & CNTEN \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown 8
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{bit 15} & PWMEN: PWM Enable bit \\
\hline & \(1=\) PWM generator is enabled \\
\hline & \(0=\) PWM generator is disabled; output is held in Reset state specified by PWMPOL \\
\hline bit 14-10 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{3}{*}{bit 9} & PWMPOL: PWM Polarity bit \\
\hline & \(1=\) PWM output is active-low and resets high \\
\hline & \(0=\) PWM output is active-high and resets low \\
\hline \multirow[t]{3}{*}{bit 8} & CNTEN: PWM Counter Enable bit \\
\hline & 1 = Counter is enabled \\
\hline & \(0=\) Counter is disabled \\
\hline bit 7-0 & Unimplemented: Read as ' 0 ' \\
\hline
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\subsection*{18.0 PARALLEL MASTER PORT (PMP)}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 13. Parallel Master Port (PMP)" (DS39713).
The Parallel Master Port (PMP) module is a parallel 8 -bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:
- Up to 16 Programmable Address Lines
- Up to 2 Chip Select Lines
- Programmable Strobe Options:
- Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
- Address Support
- 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels

FIGURE 18-1: PMP MODULE OVERVIEW


\section*{PIC24FJ256GB110 FAMILY}

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 \(0^{(1)}\) & R/W-0 \\
\hline 1 (1) & R/W-0 & R/W-0 & R/W-0 \\
\hline PMPEN & - & PSIDL & ADRMUX1 & ADRMUX0 & PTBEEN & PTWREN & PTRDEN \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & \(\mathrm{R} / \mathrm{W}-0^{(1)}\) & R/W-0 \({ }^{(1)}\) & R/W-0 \({ }^{(1)}\) & R/W-0 & R/W-0 & R/W-0 \\
\hline CSF1 & CSF0 & ALP & CS2P & CS1P & BEP & WRSP & RDSP \\
\hline & & & & & & & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{bit 15} & PMPEN: Parallel Master Port Enable bit \\
\hline & 1 = PMP enabled \\
\hline & \(0=\) PMP disabled, no off-chip access performed \\
\hline bit 14 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{3}{*}{bit 13} & PSIDL: Stop in Idle Mode bit \\
\hline & 1 = Discontinue module operation when device enters Idle mode \\
\hline & \(0=\) Continue module operation in Idle mode \\
\hline \multirow[t]{5}{*}{bit 12-11} & ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits \({ }^{(1)}\) \\
\hline & \(11=\) Reserved \\
\hline & \(10=\) All 16 bits of address are multiplexed on \(\mathrm{PMD}<7: 0>\) pins \\
\hline & \(01=\) Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> \\
\hline & \(00=\) Address and data appear on separate pins \\
\hline \multirow[t]{3}{*}{bit 10} & PTBEEN: Byte Enable Port Enable bit (16-Bit Master mode) \\
\hline & 1 = PMBE port enabled \\
\hline & \(0=\) PMBE port disabled \\
\hline \multirow[t]{3}{*}{bit 9} & PTWREN: Write Enable Strobe Port Enable bit \\
\hline & 1 = PMWR/PMENB port enabled \\
\hline & \(0=\) PMWR/PMENB port disabled \\
\hline \multirow[t]{3}{*}{bit 8} & PTRDEN: Read/Write Strobe Port Enable bit \\
\hline & 1 = PMRD/ \(\overline{\text { PMWR }}\) port enabled \\
\hline & \(0=\) PMRD/PMWR port disabled \\
\hline \multirow[t]{5}{*}{bit 7-6} & CSF1:CSF0: Chip Select Function bits \\
\hline & 11 = Reserved \\
\hline & \(10=\) PMCS1 functions as chip set \\
\hline & 01 = Reserved \\
\hline & \(00=\) Reserved \\
\hline \multirow[t]{3}{*}{bit 5} & ALP: Address Latch Polarity bit \({ }^{(1)}\) \\
\hline & 1 = Active-high (PMALL and PMALH) \\
\hline & \(0=\) Active-low ( \(\overline{\text { PMALL }}\) and \(\overline{\text { PMALH }}\) ) \\
\hline \multirow[t]{3}{*}{bit 4} & CS2P: Chip Select 2 Polarity bit \({ }^{(1)}\) \\
\hline & 1 = Active-high (PMCS2/PMCS2) \\
\hline & \(0=\) Active-low (PMCS2/PMCS2) \\
\hline \multirow[t]{3}{*}{bit 3} & CS1P: Chip Select 1 Polarity bit \({ }^{(1)}\) \\
\hline & 1 = Active-high (PMCS1/PMCS1) \\
\hline & \(0=\) Active-low ( \(\overline{\text { PMCS1 }} / \overline{\text { PMCS1 }})\) \\
\hline
\end{tabular}

Note 1: These bits have no effect when their corresponding pins are used as address lines.

\section*{REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)}
```

bit 2 BEP: Byte Enable Polarity bit
1 = Byte enable active-high (PMBE)
0 = Byte enable active-low (\overline{PMBE})
bit 1 WRSP: Write Strobe Polarity bit
For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
1 = Write strobe active-high (PMWR)
0 = Write strobe active-low (\overline{PMWR)}
For Master mode 1 (PMMODE<9:8> = 11):
1 = Enable strobe active-high (PMENB)
0 = Enable strobe active-low (PMENB)
bit 0 RDSP: Read Strobe Polarity bit
For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
1 = Read strobe active-high (PMRD)
0= Read strobe active-low (\overline{PMRD})
For Master mode 1 (PMMODE<9:8> = 11):
1 = Read/write strobe active-high (PMRD/PMWR)
0= Read/write strobe active-low (PMRD/PMWR)

```

Note 1: These bits have no effect when their corresponding pins are used as address lines.

\section*{REGISTER 18-2: PMMODE: PARALLEL PORT MODE REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline BUSY & IRQM1 & IRQM0 & INCM1 & INCM0 & MODE16 & MODE1 & MODE0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline WAITB1 \(^{(1)}\) & WAITB0 \(^{(\mathbf{1})}\) & WAITM3 & WAITM2 & WAITM1 & WAITM0 & WAITE1 \({ }^{(1)}\) & WAITE0 \(^{(1)}\) \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15 BUSY: Busy bit (Master mode only)
1 = Port is busy (not useful when the processor stall is active)
\(0=\) Port is not busy
bit 14-13 IRQM1:IRQM0: Interrupt Request Mode bits
\(11=\) Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only)
\(10=\) No interrupt generated, processor stall activated
\(01=\) Interrupt generated at the end of the read/write cycle
\(00=\) No interrupt generated
bit 12-11 INCM1:INCM0: Increment Mode bits
\(11=\) PSP read and write buffers auto-increment (Legacy PSP mode only)
\(10=\) Decrement ADDR<10:0> by 1 every read/write cycle
\(01=\) Increment ADDR<10:0> by 1 every read/write cycle
\(00=\) No increment or decrement of address
bit 10 MODE16: 8/16-Bit Mode bit
\(1=16\)-bit mode: Data register is 16 bits, a read or write to the Data register invokes two 8 -bit transfers \(0=8\)-bit mode: Data register is 8 bits, a read or write to the Data register invokes one 8 -bit transfer
bit 9-8 MODE1:MODE0: Parallel Port Mode Select bits
\(11=\) Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA \(<x: 0>\) and PMD<7:0>)
\(10=\) Master mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD<7:0>)
\(01=\) Enhanced PSP, control signals ( \(\overline{\text { PMRD }}, \overline{\text { PMWR }}, \overline{\mathrm{PMCS1}}, \mathrm{PMD}<7: 0>\) and PMA \(<1: 0>\) )
\(00=\) Legacy Parallel Slave Port, control signals ( \(\overline{\text { PMRD }}, \overline{\text { PMWR }}, \overline{\text { PMCS1 }}\) and PMD<7:0>)
bit 7-6 WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits \({ }^{(1)}\)
\(11=\) Data wait of 4 TCY; multiplexed address phase of 4 TCY
\(10=\) Data wait of 3 TcY; multiplexed address phase of 3 TcY
01 = Data wait of 2 TcY; multiplexed address phase of 2 TcY
\(00=\) Data wait of 1 TCY; multiplexed address phase of 1 TCY
bit 5-2 WAITM3:WAITM0: Read to Byte Enable Strobe Wait State Configuration bits
1111 = Wait of additional 15 TcY
\(0001=\) Wait of additional 1 TCY
\(0000=\) No additional wait cycles (operation forced into one Tcy) \({ }^{(\mathbf{2})}\)
bit 1-0 WAITE1:WAITE0: Data Hold After Strobe Wait State Configuration bits \({ }^{(1)}\)
\(11=\) Wait of 4 TCY
\(10=\) Wait of 3 TcY
01 = Wait of 2 TcY
\(00=\) Wait of 1 TCY
Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITMO \(=0000\).
2: A single-cycle delay is required between consecutive read and/or write operations.

\section*{REGISTER 18-3: PMADDR: PARALLEL PORT ADDRESS REGISTER}
\begin{tabular}{|c|c|cccccc|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CS2 & CS1 & & ADDR<13:8> & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & & ADDR \(<7: 0>\) & & & \\
\hline bit 7 & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & 0 ' = Bit is cleared \\
\hline
\end{tabular}
bit \(15 \quad\)\begin{tabular}{ll} 
CS2: Chip Select 2 bit \\
\(1=\) Chip select 2 is active \\
& \(0=\) Chip select 2 is inactive
\end{tabular}
bit \(14 \quad\) CS1: Chip Select 1 bit
\(1=\) Chip select 1 is active
\(0=\) Chip select 1 is inactive
bit 13-0 ADDR13:ADDR0: Parallel Port Destination Address bits

\section*{REGISTER 18-4: PMAEN: PARALLEL PORT ENABLE REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PTEN15 & PTEN14 & PTEN13 & PTEN12 & PTEN11 & PTEN10 & PTEN9 & PTEN8 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PTEN7 & PTEN6 & PTEN5 & PTEN4 & PTEN3 & PTEN2 & PTEN1 & PTEN0 \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 PTEN15:PTEN14: PMCSx Strobe Enable bit
\(1=\) PMA15 and PMA14 function as either PMA <15:14> or PMCS2 and PMCS1
\(0=\) PMA15 and PMA14 function as port I/O
bit 13-2 PTEN13:PTEN2: PMP Address Port Enable bits
\(1=P M A<13: 2>\) function as PMP address lines
\(0=\) PMA<13:2> function as port I/O
bit 1-0 PTEN1:PTEN0: PMALH/PMALL Strobe Enable bits
\(1=\) PMA1 and PMA0 function as either PMA <1:0> or PMALH and PMALL
\(0=\) PMA1 and PMA0 pads functions as port I/O

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 18-5: PMSTAT: PARALLEL PORT STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R-0 & R/W-0, HS & U-0 & U-0 & R-0 & R-0 & R-0 & R-0 \\
\hline IBF & IBOV & - & - & IB3F & IB2F & IB1F & IB0F \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R-1 & R/W-0, HS & U-0 & U-0 & R-1 & R-1 & R-1 & R-1 \\
\hline OBE & OBUF & - & - & OB3E & OB2E & OB1E & OB0E \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware Set bit & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{bit 15} & IBF: Input Buffer Full Status bit \\
\hline & 1 = All writable input buffer registers are full \\
\hline & \(0=\) Some or all of the writable input buffer registers are empty \\
\hline \multirow[t]{2}{*}{bit 14} & IBOV: Input Buffer Overflow Status bit \\
\hline & 1 = A write attempt to a full input byte register occurred (must be cleared in software) \\
\hline
\end{tabular}
bit 13-12 Unimplemented: Read as ' 0 '
bit 11-8 IB3F:IB0F Input Buffer \(x\) Status Full bits
1 = Input buffer contains data that has not been read (reading buffer will clear this bit)
\(0=\) Input buffer does not contain any unread data
bit \(7 \quad\) OBE: Output Buffer Empty Status bit
1 = All readable output buffer registers are empty
\(0=\) Some or all of the readable output buffer registers are full
bit 6 OBUF: Output Buffer Underflow Status bits
1 = A read occurred from an empty output byte register (must be cleared in software)
\(0=\) No underflow occurred
bit 5-4 Unimplemented: Read as ' 0 '
bit 3-0 OB3E:OB0E Output Buffer \(x\) Status Empty bit
1 = Output buffer is empty (writing data to the buffer will clear this bit)
\(0=\) Output buffer contains data that has not been transmitted

REGISTER 18-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & RTSECSEL \({ }^{(1)}\) & PMPTTL \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown 0
bit 15-2 Unimplemented: Read as ' 0 '
bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit \({ }^{(1)}\)
\(1=\) RTCC seconds clock is selected for the RTCC pin
\(0=\) RTCC alarm pulse is selected for the RTCC pin
bit \(0 \quad\) PMPTTL: PMP Module TTL Input Buffer Select bit
1 = PMP module inputs (PMDx, PMCS1) use TTL input buffers
\(0=\) PMP module inputs use Schmitt Trigger input buffers
Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>)) bit must also be set.

\section*{PIC24FJ256GB110 FAMILY}

FIGURE 18-2: LEGACY PARALLEL SLAVE PORT EXAMPLE


FIGURE 18-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE


TABLE 18-1: SLAVE MODE ADDRESS RESOLUTION
\begin{tabular}{|c|c|c|}
\hline PMA \(<1: 0>\) & Output Register (Buffer) & Input Register (Buffer) \\
\hline \hline 00 & PMDOUT1<7:0> (0) & PMDIN1<7:0> (0) \\
\hline 01 & PMDOUT1 \(<15: 8>(1)\) & PMDIN1 \(<15: 8>(1)\) \\
\hline 10 & PMDOUT2<7:0> (2) & PMDIN2<7:0> (2) \\
\hline 11 & PMDOUT2<15:8> (3) & PMDIN2<15:8> (3) \\
\hline
\end{tabular}

FIGURE 18-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)


\section*{PIC24FJ256GB110 FAMILY}

FIGURE 18-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)


FIGURE 18-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)


FIGURE 18-7: EXAMPLE OF A MULTIPLEXED ADDRESSING APPLICATION


FIGURE 18-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION


\section*{PIC24FJ256GB110 FAMILY}

FIGURE 18-9:
EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION


Address Bus Data Bus Control Lines


FIGURE 18-10: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 8-BIT DATA)


Address Bus Data Bus Control Lines \(\qquad\)

FIGURE 18-11: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 16-BIT DATA)


Address Bus Data Bus Control Lines

FIGURE 18-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)


Address Bus
Data Bus
Control Lines

\subsection*{19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 29. Real-Time Clock and Calendar (RTCC)" (DS39696).

FIGURE 19-1: RTCC BLOCK DIAGRAM


\section*{PIC24FJ256GB110 FAMILY}

\subsection*{19.1 RTCC Module Registers}

The RTCC module registers are organized into three categories:
- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

\subsection*{19.1.1 REGISTER MAPPING}

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 19-1).
By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR <1:0> bits, decrement by one until they reach ' 00 '. Once they reach ' 00 ', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 19-1: RTCVAL REGISTER MAPPING
\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
RTCPTR \\
\(<1: 0>\)
\end{tabular}} & \multicolumn{2}{|c|}{ RTCC Value Register Window } \\
\cline { 2 - 3 } & RTCVAL<15:8> & RTCVAL<7:0> \\
\hline \hline 00 & MINUTES & SECONDS \\
\hline 01 & WEEKDAY & HOURS \\
\hline 10 & MONTH & DAY \\
\hline 11 & - & YEAR \\
\hline
\end{tabular}

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 19-2).
By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach ' 00 '. Once they reach ' 00 ', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 19-2: ALRMVAL REGISTER MAPPING
\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
ALRMPTR \\
\(<\mathbf{1}: \mathbf{0 >}\)
\end{tabular}} & \multicolumn{2}{|c|}{ Alarm Value Register Window } \\
\cline { 2 - 3 } & ALRMVAL<15:8> & ALRMVAL<7:0> \\
\hline \hline 00 & ALRMMIN & ALRMSEC \\
\hline 01 & ALRMWD & ALRMHR \\
\hline 10 & ALRMMNTH & ALRMDAY \\
\hline 11 & - & - \\
\hline
\end{tabular}

Considering that the 16-bit core does not distinguish between 8 -bit and 16 -bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note: This only applies to read operations and not write operations.

\subsection*{19.1.2 WRITE LOCK}

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 19-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the unlock sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 19-1. For applications written in C , the unlock sequence should be implemented using in-line assembly.

\section*{EXAMPLE 19-1: SETTING THE RTCWREN BIT}
```

asm volatile("disi \#5");
asm volatile("mov \#0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov \#OxAA, w8");
asm volatile("mov w8, NVMKEY");
asm volatile("bset _RCFGCAL, \#13"); //set the RTCWREN bit

```

\subsection*{19.1.3 RTCC CONTROL REGISTERS}

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R-0 & R-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline RTCEN \(^{(2)}\) & - & RTCWREN & RTCSYNC & HALFSEC \(^{(3)}\) & RTCOE & RTCPTR1 & RTCPTR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CAL7 & CAL6 & CAL5 & CAL4 & CAL3 & CAL2 & CAL1 & CAL0 \\
\hline bit 7 & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15 RTCEN: RTCC Enable bit \({ }^{(\mathbf{2})}\)
\(1=\) RTCC module is enabled
\(0=\) RTCC module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 RTCWREN: RTCC Value Registers Write Enable bit
1 = RTCVALH and RTCVALL registers can be written to by the user
\(0=\) RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit
1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.
\(0=\) RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11 HALFSEC: Half-Second Status bit \({ }^{(3)}\)
1 = Second half period of a second
\(0=\) First half period of a second
bit 10 RTCOE: RTCC Output Enable bit
1 = RTCC output enabled
\(0=\) RTCC output disabled
bit 9-8 RTCPTR1:RTCPTR0: RTCC Value Register Window Pointer bits
Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches ' 00 '.
RTCVAL<15:8>:
\(00=\) MINUTES
01 = WEEKDAY
\(10=\) MONTH
11 = Reserved
RTCVAL<7:0>:
\(00=\) SECONDS
01 = HOURS
\(10=\) DAY
\(11=\) YEAR
Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN \(=1\).
3: This bit is read-only. It is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER \({ }^{(1)}\) (CONTINUED)}
bit 7-0 CAL7:CAL0: RTC Drift Calibration bits
01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute
\(00000000=\) No adjustment
\(11111111=\) Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
\(10000000=\) Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute
Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN \(=1\).
3: This bit is read-only. It is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

\section*{REGISTER 19-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & RTSECSEL \(^{(1)}\) & PMPTTL \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-2 Unimplemented: Read as ' 0 '
bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit \({ }^{(1)}\)
1 = RTCC seconds clock is selected for the RTCC pin
\(0=\) RTCC alarm pulse is selected for the RTCC pin
bit \(0 \quad\) PMPTTL: PMP Module TTL Input Buffer Select bit
1 = PMP module inputs (PMDx, PMCS1) use TTL input buffers
\(0=\) PMP module inputs use Schmitt Trigger input buffers
Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>)) bit must also be set.

\section*{REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ALRMEN & CHIME & AMASK3 & AMASK2 & AMASK1 & AMASK0 & ALRMPTR1 & ALRMPTR0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ARPT7 & ARPT6 & ARPT5 & ARPT4 & ARPT3 & ARPT2 & ARPT1 & ARPT0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15 ALRMEN: Alarm Enable bit
1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> \(=00 \mathrm{~h}\) and CHIME = 0)
\(0=\) Alarm is disabled
bit \(14 \quad\) CHIME: Chime Enable bit
1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 00h to FFh
\(0=\) Chime is disabled; ARPT<7:0> bits stop once they reach 00h
bit 13-10 AMASK3:AMASK0: Alarm Mask Configuration bits
\(0000=\) Every half second
0001 = Every second
\(0010=\) Every 10 seconds
\(0011=\) Every minute
\(0100=\) Every 10 minutes
0101 = Every hour
\(0110=\) Once a day
0111 = Once a week
1000 = Once a month
1001 = Once a year (except when configured for February 29th, once every 4 years)
101x = Reserved - do not use
\(11 \mathrm{xx}=\) Reserved - do not use
bit 9-8 ALRMPTR1:ALRMPTR0: Alarm Value Register Window Pointer bits
Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL registers; the ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches ' 00 '.
ALRMVAL<15:8>:
\(00=\) ALRMMIN
01 = ALRMWD
10 = ALRMMNTH
\(11=\) Unimplemented
ALRMVAL<7:0>:
\(00=\) ALRMSEC
01 = ALRMHR
\(10=\) ALRMDAY
11 = Unimplemented
bit 7-0 ARPT7:ARPT0: Alarm Repeat Counter Value bits
11111111 = Alarm will repeat 255 more times
...
\(00000000=\) Alarm will not repeat
The counter decrements on any alarm event. The counter is prevented from rolling over from 00 h to FFh unless CHIME \(=1\).

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{19.1.4 RTCVAL REGISTER MAPPINGS}

\section*{REGISTER 19-4: YEAR: YEAR VALUE REGISTER \({ }^{(1)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R/W-x } & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & \multicolumn{1}{c|}{ R/W-x } & R/W-x \\
\hline YRTEN3 & YRTEN2 & YRTEN1 & YRTEN0 & YRONE3 & YRONE2 & YRONE1 & YRONE0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit 7-4 YRTEN3:YRTEN0: Binary Coded Decimal Value of Year's Tens Digit; Contains a value from 0 to 9
bit 3-0 YRONE3:YRONEO: Binary Coded Decimal Value of Year's Ones Digit; Contains a value from 0 to 9
Note 1: A write to the YEAR register is only allowed when RTCWREN \(=1\).
REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R-x & R-x & R-x & R-x & R-x \\
\hline- & - & - & MTHTEN0 & MTHONE3 & MTHONE2 & MTHONE1 & MTHONE0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{\(\mathrm{U}-0\)} & \(\mathrm{U}-0\) & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & - & DAYTEN1 & DAYTEN0 & DAYONE3 & DAYONE2 & DAYONE1 & DAYONE0 \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplement & as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTENO: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of 0 or 1
bit 11-8 MTHONE3:MTHONEO: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3
bit 3-0 DAYONE3:DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9
Note 1: A write to this register is only allowed when RTCWREN \(=1\).

\section*{REGISTER 19-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER \({ }^{(1)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x \\
\hline- & - & - & - & - & WDAY2 & WDAY1 & WDAY0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & - & HRTEN1 & HRTEN0 & HRONE3 & HRONE2 & HRONE1 & HRONE0 \\
\hline bit 7 &
\end{tabular}

Legend:
\begin{tabular}{|lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown \(\quad\).
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2
bit 3-0 HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9
Note 1: A write to this register is only allowed when RTCWREN \(=1\).

\section*{REGISTER 19-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & MINTEN2 & MINTEN1 & MINTEN0 & MINONE3 & MINONE2 & MINONE1 & MINONE0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & SECTEN2 & SECTEN1 & SECTEN0 & SECONE3 & SECONE2 & SECONE1 & SECONE0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown \(\quad\).
bit 15 Unimplemented: Read as ' 0 '
bit 14-12 MINTEN2:MINTENO: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8 MINONE3:MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit \(7 \quad\) Unimplemented: Read as ' 0 '
bit 6-4 SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0 SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{19.1.5 ALRMVAL REGISTER MAPPINGS}

\section*{REGISTER 19-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER \({ }^{(1)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & - & - & MTHTEN0 & MTHONE3 & MTHONE2 & MTHONE1 & MTHONE0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-x & R/W-x & R/X & R/W-x & R/W-x & R/W-x \\
\hline- & - & DAYTEN1 & DAYTEN0 & DAYONE3 & DAYONE2 & DAYONE1 & DAYONE0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of 0 or 1
bit 11-8 MTHONE3:MTHONEO: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3
bit 3-0 DAYONE3:DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9
Note 1: A write to this register is only allowed when RTCWREN \(=1\).

REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-x & \multicolumn{2}{c|}{ R/W-x } & R/W-x \\
\hline- & - & - & - & - & WDAY2 & WDAY1 & WDAY0 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & - & HRTEN1 & HRTEN0 & HRONE3 & HRONE2 & HRONE1 & HRONE0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2
bit 3-0 HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9
Note 1: A write to this register is only allowed when RTCWREN \(=1\).

\section*{REGISTER 19-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline - & MINTEN2 & MINTEN1 & MINTEN0 & MINONE3 & MINONE2 & MINONE1 & MINONE0 \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-x & R/W- \(x\) & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & SECTEN2 & SECTEN1 & SECTEN0 & SECONE3 & SECONE2 & SECONE1 & SECONE0 \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit \(15 \quad\) Unimplemented: Read as ' 0 '
bit 14-12 MINTEN2:MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5 bit 11-8 MINONE3:MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit \(7 \quad\) Unimplemented: Read as ' 0 '
bit 6-4 SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0 SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

\subsection*{19.2 Calibration}

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses for one minute and storing the value into the lower half of the RCFGCAL register. The 8 -bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:
1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
2. Once the error is known, it must be converted to the number of error clock pulses per minute and loaded into the RCFGCAL register.

\section*{EQUATION 19-1: RTCC CALIBRATION}

Error (clocks per minute) \(=(\) Ideal Frequency \(\dagger-\) Measured Frequency) * 60
\(\dagger\) Ideal frequency \(=32,768 \mathrm{~Hz}\)
3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.
b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.
4. Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.
(Each 1-bit increment in CAL adds or subtracts 4 pulses).
Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse.
Note: It is up to the user to include in the error value the initial error of the crystal, drift due to temperature and drift due to crystal aging.

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{19.3 Alarm}
- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 19-3)
- One-time alarm and repeat alarm options available

\subsection*{19.3.1 CONFIGURING THE ALARM}

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN \(=0\).
As shown in Figure 19-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.
The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the ARPT bits, ARPT7:ARPT0 (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00 h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT7:ARPT0 with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00 h , the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off.
Indefinite repetition of the alarm can occur if the CHIME bit \(=1\). Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

\subsection*{19.3.2 ALARM INTERRUPT}

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note: Changing any of the registers, other then the RCFGCAL and ALCFGRPT registers and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN \(=0\) ). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC \(=0\).

FIGURE 19-2: ALARM MASK SETTINGS


\subsection*{20.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 30. Programmable Cyclic Redundancy Check (CRC)" (DS39714).

The programmable CRC generator offers the following features:
- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the X15:X1 bits (CRCXOR<15:1>) and the PLEN3:PLEN0 bits ( \(\mathrm{CRCCON}<3: 0>\) ), respectively.

Consider the CRC equation:
\[
x^{16}+x^{12}+x^{5}+1
\]

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 20-1.

TABLE 20-1: EXAMPLE CRC SETUP
\begin{tabular}{|c|c|}
\hline Bit Name & Bit Value \\
\hline \hline PLEN3:PLEN0 & 1111 \\
\hline X15:X1 & 000100000010000 \\
\hline
\end{tabular}

Note that for the value of \(\mathrm{X} 15: \mathrm{X} 1\), the 12th bit and the 5 th bit are set to ' 1 ', as required by the equation. The 0 bit required by the equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the \(X<15: 1>\) bits do not have the 0 bit or the 16th bit.
The topology of a standard CRC generator is shown in Figure 20-2.

FIGURE 20-1: CRC SHIFTER DETAILS


FIGURE 20-2: CRC GENERATOR RECONFIGURED FOR \(\mathrm{x}^{16}+\mathrm{x}^{12}+\mathrm{x}^{5}+1\)


\subsection*{20.1 User Interface}

\subsection*{20.1.1 DATA INTERFACE}

To start serial shifting, a ' 1 ' must be written to the CRCGO bit.
The module incorporates a FIFO that is 8 deep when the value of the PLEN bits (CRCCON<3:0>) > 7 , and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN \(=5\), then the size of the data is PLEN \(+1=6\). The data must be written as follows:
\[
\begin{gathered}
\text { data[5:0] = crc_input[5:0] } \\
\text { data[7:6] = 'bxx }
\end{gathered}
\]

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of the VWORD bits (CRCCON<12:8>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO \(=1\) and VWORD \(>0\). When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0 . Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.
When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0 , the CRCMPT bit will be set.
To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to ' 1 '. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16 , another word can be written into the FIFO.

To empty words already written into a FIFO, the CRCGO bit must be set to ' 1 ' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.
If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0 . The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 20.1.2 "Interrupt Operation").
At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

\subsection*{20.1.2 INTERRUPT OPERATION}

When the VWORD4:VWORD0 bits make a transition from a value of ' 1 ' to ' 0 ', an interrupt will be generated.

\subsection*{20.2 Operation in Power Save Modes}

\subsection*{20.2.1 SLEEP MODE}

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

\subsection*{20.2.2 IDLE MODE}

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

\subsection*{20.3 Registers}

There are four registers used to control programmable
CRC operation:
- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

\section*{REGISTER 20-1: CRCCON: CRC CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline- & - & CSIDL & VWORD4 & VWORD3 & VWORD2 & VWORD1 & VWORD0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R-0 } & R-1 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CRCFUL & CRCMPT & - & CRCGO & PLEN3 & PLEN2 & PLEN1 & PLEN0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit \(13 \quad\) CSIDL: CRC Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12-8 VWORD4:VWORD0: Pointer Value bits
Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN3:PLEN0 > 7, or 16 when PLEN3:PLEN0 \(\leq 7\).
bit \(7 \quad\) CRCFUL: FIFO Full bit
\(1=\) FIFO is full
\(0=\) FIFO is not full
bit \(6 \quad\) CRCMPT: FIFO Empty Bit
\(1=\) FIFO is empty
\(0=\) FIFO is not empty
bit \(5 \quad\) Unimplemented: Read as ' 0 '
bit \(4 \quad\) CRCGO: Start CRC bit
1 = Start CRC serial shifter
\(0=\) CRC serial shifter turned off
bit 3-0 PLEN3:PLEN0: Polynomial Length bits
Denotes the length of the polynomial to be generated minus 1 .

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 20-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline X15 & X14 & X13 & X12 & X11 & X10 & X9 & X8 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline X7 & X6 & X5 & X4 & X3 & X2 & X1 & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \multicolumn{2}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as '0'} \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(\mathrm{x}=\) \\
\hline
\end{tabular}
bit 15-1 \(\quad \mathbf{X 1 5 : X 1 : ~ X O R ~ o f ~ P o l y n o m i a l ~ T e r m ~} X^{n}\) Enable bits
bit \(0 \quad\) Unimplemented: Read as ' 0 '

\subsection*{21.0 10-BIT HIGH-SPEED A/D CONVERTER}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 17. 10-Bit A/D Converter" (DS39705).

The 10-bit A/D Converter has the following key features:
- Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- 16 analog input pins
- External voltage reference input pins
- Internal band gap reference inputs
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- Four result alignment options
- Operation during CPU Sleep and Idle modes

On all PIC24FJ256GB110 family devices, the 10-bit
A/D Converter has 16 analog input pins, designated AN0 through AN15. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VRef-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is shown in Figure 21-1.
To perform an A/D conversion:
1. Configure the A/D module:
a) Configure port pins as analog inputs and/or select band gap reference inputs (AD1PCFGL<15:0> and AD1PCFGH<1:0>).
b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>).
d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
f) Select interrupt rate (AD1CON2<5:2>).
g) Turn on A/D module (AD1CON1<15>).
2. Configure \(A / D\) interrupt (if required):
a) Clear the AD1IF bit.
b) Select \(A / D\) interrupt priority.

FIGURE 21-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM


\section*{REGISTER 21-1: AD1CON1: A/D CONTROL REGISTER 1}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline ADON \({ }^{(1)}\) & - & ADSIDL & - & - & - & FORM1 & FORM0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & \multicolumn{2}{c|}{ R/W-0, HCS } & R/W-0, HCS \\
\hline SSRC2 & SSRC1 & SSRC0 & - & - & ASAM & SAMP & DONE \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & HCS = Hardware Clearable/Settable bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\(\left.\begin{array}{ll}\text { bit } 15 & \text { ADON: A/D Operating Mode bit }{ }^{(1)} \\
& =\text { A/D Converter module is operating } \\
& 0=\text { A/D Converter is off }\end{array}\right]\)\begin{tabular}{ll} 
bit 14 & Unimplemented: Read as ' 0 ' \\
bit 13 & \begin{tabular}{l} 
ADSIDL: Stop in Idle Mode bit \\
1
\end{tabular} \\
& \(=\) Discontinue module operation when device enters Idle mode \\
\(0=\) Continue module operation in Idle mode
\end{tabular}
bit 12-10 Unimplemented: Read as ' 0 '
bit 9-8 FORM1:FORM0: Data Output Format bits
11 = Signed fractional (sddd dddd dd00 0000)
\(10=\) Fractional (dddd dddd dd00 0000)
01 = Signed integer (ssss sssd dddd dddd)
\(00=\operatorname{Integer}\) (0000 00dd dddd dddd)
bit 7-5 SSRC2:SSRC0: Conversion Trigger Source Select bits
111 = Internal counter ends sampling and starts conversion (auto-convert)
110 = Reserved
101 = Reserved
\(100=\) CTMU event ends sampling and starts conversion
011 = Timer5 compare ends sampling and starts conversion
010 = Timer3 compare ends sampling and starts conversion
\(001=\) Active transition on INT0 pin ends sampling and starts conversion
\(000=\) Clearing SAMP bit ends sampling and starts conversion
bit 4-3 Unimplemented: Read as ' 0 '
bit 2 ASAM: A/D Sample Auto-Start bit
1 = Sampling begins immediately after last conversion completes. SAMP bit is auto-set.
\(0=\) Sampling begins when SAMP bit is set
bit 1 SAMP: A/D Sample Enable bit
1 = A/D sample/hold amplifier is sampling input
0 = A/D sample/hold amplifier is holding
bit 0 DONE: A/D Conversion Status bit
1 = A/D conversion is done
\(0=A / D\) conversion is NOT done
Note 1: Values of ADC1BUFx registers will not retain their values once the ADON bit is cleared. Read out the conversion values from the buffer before disabling the module.

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 21-2: AD1CON2: A/D CONTROL REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & r-0 & U-0 & R/W-0 & U-0 & U-0 \\
\hline VCFG2 & VCFG1 & VCFG0 & \(r\) & - & CSCNA & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{ R-0 } \\
\hline BUFS & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline Bit 7 & SMPI3 & SMPI2 & SMPI1 & SMPI0 & BUFM & ALTS \\
\hline b
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Legend:} & \multicolumn{2}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as '0'} \\
\hline \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(r=\) Reserved bit' & \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-13 VCFG2:VCFG0: Voltage Reference Configuration bits
\begin{tabular}{|c|c|c|}
\hline VCFG2:VCFG0 & VR+ & VR- \\
\hline \hline 000 & AVDD & AVss \\
\hline 001 & External VREF+ pin & AVss \\
\hline 010 & AVDD & External VREF-pin \\
\hline 011 & External VREF+ pin & External VREF- pin \\
\hline 1 xx & AVDD & AVss \\
\hline
\end{tabular}
bit 12 Reserved: Maintain as ' 0 '
bit 11 Unimplemented: Read as ' 0 '
bit 10 CSCNA: Scan Input Selections for \(\mathrm{CH} 0+\) S/H Input for MUX A Input Multiplexer Setting bit
1 = Scan inputs
\(0=\) Do not scan inputs
bit 9-8 Unimplemented: Read as ' 0 '
bit 7 BUFS: Buffer Fill Status bit (valid only when BUFM = 1)
\(1=A / D\) is currently filling buffer 08-0F, user should access data in 00-07
\(0=A / D\) is currently filling buffer 00-07, user should access data in 08-0F
bit \(6 \quad\) Unimplemented: Read as ' 0 '
bit 5-2 SMPI3:SMPI0: Sample/Convert Sequences Per Interrupt Selection bits
1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence
\(1110=\) Interrupts at the completion of conversion for each 15th sample/convert sequence

0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence
0000 = Interrupts at the completion of conversion for each sample/convert sequence
bit 1 BUFM: Buffer Mode Select bit
1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>)
\(0=\) Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
bit \(0 \quad\) ALTS: Alternate Input Sample Mode Select bit
1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
\(0=\) Always uses MUX A input multiplexer settings

\section*{REGISTER 21-3: AD1CON3: A/D CONTROL REGISTER 3}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & \(r-0\) & \(r-0\) & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ADRC & \(r\) & \(r\) & SAMC4 & SAMC3 & SAMC2 & SAMC1 & SAMC0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ADCS7 & ADCS6 & ADCS5 & ADCS4 & ADCS3 & ADCS2 & ADCS1 & ADCS0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 ADRC: A/D Conversion Clock Source bit
1 = A/D internal RC clock
\(0=\) Clock derived from system clock
bit 14-13 Reserved: Maintain as ' 0 '
bit 12-8 SAMC4:SAMC0: Auto-Sample Time bits
11111 = 31 TAD
...
\(00001=1\) TAD
\(00000=0\) TAD (not recommended)
bit 7-0 ADCS7:ADCS0: A/D Conversion Clock Select bits
\(11111111=256 \cdot\) TCY
......
\(00000001=2 \cdot \mathrm{TCY}\)
\(00000000=\) TCY

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 21-4: AD1CHS0: A/D INPUT SELECT REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CHONB & - & - & CHOSB4 \({ }^{(1)}\) & CHOSB3 \({ }^{(1)}\) & CHOSB2 \({ }^{(1)}\) & CH0SB1 \({ }^{(1)}\) & CHOSB0 \({ }^{(1)}\) \\
\hline 15 & & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CHONA & - & - & CHOSA4 & CHOSA3 & CHOSA2 & CHOSA1 & CHOSA0 \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular}
bit 15 CHONB: Channel 0 Negative Input Select for MUX B Multiplexer Setting bit 1 = Channel 0 negative input is AN1 \(0=\) Channel 0 negative input is VR-
bit 14-13
Unimplemented: Read as ' 0 '
bit 12-8 CH0SB4:CH0SB0: Channel 0 Positive Input Select for MUX B Multiplexer Setting bits \({ }^{(1)}\)
10001 = Channel 0 positive input is internal band gap reference (VBG)
\(10000=\) Channel 0 positive input is VBG/2
01111 = Channel 0 positive input is AN15
01110 = Channel 0 positive input is AN14
01101 = Channel 0 positive input is AN13
\(01100=\) Channel 0 positive input is AN12
01011 = Channel 0 positive input is AN11
\(01010=\) Channel 0 positive input is AN10
01001 = Channel 0 positive input is AN9
\(01000=\) Channel 0 positive input is AN8
00111 = Channel 0 positive input is AN7
\(00110=\) Channel 0 positive input is AN6
00101 = Channel 0 positive input is AN5
\(00100=\) Channel 0 positive input is AN4
00011 = Channel 0 positive input is AN3
\(00010=\) Channel 0 positive input is AN2
00001 = Channel 0 positive input is AN1
\(00000=\) Channel 0 positive input is ANO
bit 7 CHONA: Channel 0 Negative Input Select for MUX A Multiplexer Setting bit
1 = Channel 0 negative input is AN1
\(0=\) Channel 0 negative input is VR-
bit 6-5 Unimplemented: Read as ' 0 '
bit 4-0 CHOSA4:CH0SA0: Channel 0 Positive Input Select for MUX A Multiplexer Setting bits Implemented combinations are identical to those for CHOSB4:CHOSB0 (above).

Note 1: Combinations not shown here are unimplemented; do not use.

REGISTER 21-5: AD1PCFGL: A/D PORT CONFIGURATION REGISTER (LOW)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PCFG15 & PCFG14 & PCFG13 & PCFG12 & PCFG11 & PCFG10 & PCFG9 & PCFG8 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PCFG7 & PCFG6 & PCFG5 & PCFG4 & PCFG3 & PCFG2 & PCFG1 & PCFG0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(R=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemen & as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(\mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-0 PCFG15:PCFG0: Analog Input Pin Configuration Control bits
1 = Pin for corresponding analog channel is configured in Digital mode; I/O port read enabled
\(0=\) Pin configured in Analog mode; I/O port read disabled, A/D samples pin voltage

REGISTER 21-6: AD1PCFGH: A/D PORT CONFIGURATION REGISTER (HIGH)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & PCFG17 & PCFG16 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-2 Unimplemented: Read as ' 0 '
bit \(1 \quad\) PCFG17: A/D Input Band Gap Scan Enable bit
1 = Internal band gap (VBG) channel enabled for input scan
\(0=\) Analog channel disabled from input scan
bit \(0 \quad\) PCFG16: A/D Input Half Band Gap Scan Enable bit
1 = Internal VBG/2 channel enabled for input scan
\(0=\) Analog channel disabled from input scan

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 21-7: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CSSL15 & CSSL14 & CSSL13 & CSSL12 & CSSL11 & CSSL10 & CSSL9 & CSSL8 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CSSL7 & CSSL6 & CSSL5 & CSSL4 & CSSL3 & CSSL2 & CSSL1 & CSSL0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \multicolumn{2}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=B\) \\
\hline
\end{tabular}
bit 15-0 CSSL15:CSSL0: A/D Input Pin Scan Selection bits
1 = Corresponding analog channel selected for input scan
\(0=\) Analog channel omitted from input scan

\section*{REGISTER 21-8: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH)}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & CSSL17 & CSSL16 \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-2
Unimplemented: Read as ' 0 '
bit \(1 \quad\) CSSL17: A/D Input Band Gap Scan Selection bit
1 = Internal band gap (VBG) channel selected for input scan
0 = Analog channel omitted from input scan
bit \(0 \quad\) CSSL16: A/D Input Half Band Gap Scan Selection bit
1 = Internal VBG/2 channel selected for input scan
0 = Analog channel omitted from input scan

\section*{EQUATION 21-1: A/D CONVERSION CLOCK PERIOD \({ }^{(1)}\)}
\[
\begin{gathered}
\mathrm{ADCS}=\frac{\mathrm{TAD}}{\mathrm{TCY}}-1 \\
\mathrm{TAD}=\mathrm{TCY} \cdot(\mathrm{ADCS}+1)
\end{gathered}
\]

Note 1: Based on Tcy \(=2\) * Tosc; Doze mode and PLL are disabled.

FIGURE 21-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL


Note: CPIN value depends on device package and is not tested. Effect of CPIN negligible if \(\mathrm{Rs} \leq 5 \mathrm{k} \Omega\).

FIGURE 21-3: A/D TRANSFER FUNCTION


\subsection*{22.0 TRIPLE COMPARATOR MODULE}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual" chapter.
The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs as well, as a voltage reference input from either the internal band gap reference divided by two (VBG/2) or the comparator voltage reference generator.

The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals ' 1 ', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.
A simplified block diagram of the module in shown in Figure 22-1. Diagrams of the possible individual comparator configurations are shown in Figure 22-2.
Each comparator has its own control register, CMxCON (Register 22-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 22-2).

FIGURE 22-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM


\section*{PIC24FJ256GB110 FAMILY}

FIGURE 22-2: INDIVIDUAL COMPARATOR CONFIGURATIONS


\section*{REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R-0 \\
\hline CON & COE & CPOL & - & - & - & CEVT & COUT \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline EVPOL1 & EVPOL0 & - & CREF & - & - & CCH1 & CCH0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplement & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 CON: Comparator Enable bit
1 = Comparator is enabled
\(0=\) Comparator is disabled
bit 14 COE: Comparator Output Enable bit
1 = Comparator output is present on the CxOUT pin.
\(0=\) Comparator output is internal only
bit 13 CPOL: Comparator Output Polarity Select bit
1 = Comparator output is inverted
\(0=\) Comparator output is not inverted
bit 12-10
Unimplemented: Read as ' 0 '
bit 9
CEVT: Comparator Event bit
\(1=\) Comparator event defined by to EVPOL1:EVPOLO has occurred; subsequent triggers and interrupts are disabled until the bit is cleared
\(0=\) Comparator event has not occurred
bit 8 COUT: Comparator Output bit
When CPOL = 0:
\(1=\mathrm{VIN}+>\) VIN -
\(0=\mathrm{VIN}+<\mathrm{VIN}-\)
When CPOL = 1:
\(1=\) VIN \(+<\) VIN -
\(0=\) VIN \(+>\) VIN -
bit 7-6 EVPOL1:EVPOL0: Trigger/Event/Interrupt Polarity Select bits
11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)
\(10=\) Trigger/event/interrupt generated on transition of the comparator output:
If \(\mathrm{CPOL}=0\) (non-inverted polarity):
High-to-low transition only.
If \(\mathrm{CPOL}=1\) (inverted polarity): Low-to-high transition only.
01 = Trigger/event/interrupt generated on transition of comparator output:
If CPOL \(=0\) (non-inverted polarity):
Low-to-high transition only.
If \(\mathrm{CPOL}=1\) (inverted polarity):
High-to-low transition only.
\(00=\) Trigger/event/interrupt generation is disabled
bit 5
Unimplemented: Read as ' 0 '

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)}
bit 4 CREF: Comparator Reference Select bits (non-inverting input) \(1=\) Non-inverting input connects to internal CVREF voltage \(0=\) Non-inverting input connects to CxINA pin
bit 3-2 Unimplemented: Read as ' 0 '
bit 1-0 CCH1:CCH0: Comparator Channel Select bits
11 = Inverting input of comparator connects to VBG/2
\(10=\) Inverting input of comparator connects to CxIND pin
\(01=\) Inverting input of comparator connects to CxINC pin
\(00=\) Inverting input of comparator connects to CxINB pin

\section*{REGISTER 22-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 \\
\hline CMIDL & - & - & - & - & C3EVT & C2EVT & C1EVT \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 \\
\hline- & - & - & - & - & C3OUT & C2OUT & C1OUT \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15 CMIDL: Comparator Stop in Idle Mode bit
1 = Discontinue operation of all comparators when device enters Idle mode
\(0=\) Continue operation of all enabled comparators in Idle mode
bit 14-11 Unimplemented: Read as ' 0 '
bit \(10 \quad\) C3EVT: Comparator 3 Event Status bit (read-only)
Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9 C2EVT: Comparator 2 Event Status bit (read-only)
Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8 C1EVT: Comparator 1 Event Status bit (read-only)
Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3 Unimplemented: Read as ' 0 '
bit 2 C3OUT: Comparator 3 Output Status bit (read-only)
Shows the current output of Comparator 3 (CM3CON<8>).
bit 1 C2OUT: Comparator 2 Output Status bit (read-only)
Shows the current output of Comparator 2 (CM2CON<8>).
bit \(0 \quad\) C1OUT: Comparator 1 Output Status bit (read-only)
Shows the current output of Comparator 1 (CM1CON<8>).

\subsection*{23.0 COMPARATOR VOLTAGE REFERENCE}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 20. Comparator Voltage Reference Module" (DS39709).

\subsection*{23.1 Configuring the Comparator Voltage Reference}

The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output
voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.
The comparator reference supply voltage can come from either VDD and Vss, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).
The settling time of the comparator voltage reference must be considered when changing the CVRef output.

FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM


\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & bit 8 \\
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CVREN & CVROE & CVRR & CVRSS & CVR3 & CVR2 & CVR1 & CVR0 \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) CVREN: Comparator Voltage Reference Enable bit
1 = CVREF circuit powered on
\(0=\) CVREF circuit powered down
bit 6 CVROE: Comparator VREF Output Enable bit
\(1=\) CVREF voltage level is output on CVREF pin
\(0=\) CVREF voltage level is disconnected from CVREF pin
bit 5 CVRR: Comparator VREF Range Selection bit
\(1=\) CVRSRC range should be 0 to 0.625 CVRSRC with CVRSRC/24 step size
\(0=\) CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size
bit 4 CVRSS: Comparator VREF Source Selection bit
\(1=\) Comparator reference source CVRSRC \(=\) VREF +- VREF-
\(0=\) Comparator reference source CVRSRC \(=\) AVDD - AVss
bit 3-0 CVR3:CVR0: Comparator VREF Value Selection \(0 \leq\) CVR3:CVR0 \(\leq 15\) bits
When CVRR = 1 :
CVREF \(=(C V R<3: 0>/ 24) \bullet(C V R S R C)\)
When CVRR = 0:
CVREF \(=1 / 4 \bullet(C V R S R C)+(C V R<3: 0>/ 32) \bullet(C V R S R C)\)

\subsection*{24.0 CHARGE TIME MEASUREMENT UNIT (CTMU)}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual" chapter.
The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:
- Four edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- Time measurement resolution of 1 nanosecond
- Accurate current source suitable for capacitive measurement
Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance, or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based sensors.
The CTMU is controlled through two registers, CTMUCON and CTMUICON. CTMUCON enables the module, and controls edge source selection, edge source polarity selection, and edge sequencing. The CTMUICON register has controls the selection and trim of the current source.

\subsection*{24.1 Measuring Capacitance}

The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and two external pins (CTEDG1 and CTEDG2). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:
\[
C=I \cdot \frac{d V}{d T}
\]

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second \(A / D\) channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.
Figure 24-1 shows the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "PIC24F Family Reference Manual".

FIGURE 24-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT


\section*{PIC24FJ256GB110 FAMILY}

\subsection*{24.2 Measuring Time}

Time measurements on the pulse width can be similarly performed, using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 24-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the PIC24F Family Reference Manual.

\subsection*{24.3 Pulse Generation and Delay}

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge Cdelay when an edge event is detected. When Cdelay charges above the CVref trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CdeLAY and the CVREF trip point.
Figure 24-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "PIC24F Family Reference Manual".

FIGURE 24-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT TIME


FIGURE 24-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION


\section*{REGISTER 24-1: CTMUCON: CTMU CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CTMUEN & - & CTMUSIDL & TGEN & EDGEN & EDGSEQEN & IDISSEN & CTTRIG \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|r|r|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline EDG2POL & EDG2SEL1 & EDG2SEL0 & EDG1POL & EDG1SEL1 & EDG1SEL0 & EDG2STAT & EDG1STAT \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular} \(\mathrm{x}=\) Bit is unknown
bit 15 CTMUEN: CTMU Enable bit
\(1=\) Module is enabled
\(0=\) Module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 CTMUSIDL: Stop in Idle Mode bit
\(1=\) Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12 TGEN: Time Generation Enable bit
1 = Enables edge delay generation
\(0=\) Disables edge delay generation
bit 10 EDGEN: Edge Enable bit
1 = Edges are not blocked
\(0=\) Edges are blocked
bit 10
bit 9 IDISSEN: Analog Current Source Control bit
1 = Analog current source output is grounded
\(0=\) Analog current source output is not grounded
bit 8 CTTRIG: Trigger Control bit
\(1=\) Trigger output is enabled
\(0=\) Trigger output is disabled
bit 7 EDG2POL: Edge 2 Polarity Select bit
1 = Edge 2 programmed for a positive edge response
\(0=\) Edge 2 programmed for a negative edge response
bit 6-5
bit 4
EDG2SEL1:EDG2SELO: Edge 2 Source Select bits
11 = CTED1 pin
10 = CTED2 pin
01 = OC1 module
00 = Timer1 module
EDG1POL: Edge 1 Polarity Select bit

1 = Edge 1 programmed for a positive edge response
\(0=\) Edge 1 programmed for a negative edge response

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 24-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)}
bit 3-2 EDG1SEL1:EDG1SEL0: Edge 1 Source Select bits
11 = CTED1 pin
\(10=\) CTED2 pin
01 = OC1 module
00 = Timer1 module
bit 1 EDG2STAT: Edge 2 Status bit
1 = Edge 2 event has occurred
\(0=\) Edge 2 event has not occurred
bit 0 EDG1STAT: Edge 1 Status bit
1 = Edge 1 event has occurred
\(0=\) Edge 1 event has not occurred

REGISTER 24-2: CTMUICON: CTMU CURRENT CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ITRIM5 & ITRIM4 & ITRIM3 & ITRIM2 & ITRIM1 & ITRIM0 & IRNG1 & IRNG0 \\
\hline
\end{tabular}
bit 15 bit 8
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ U-0 U-0 } \\
\hline \multicolumn{8}{c|}{ U-0 } \\
\hline- & - & - & - & - & U-0 & U-0 & - \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}

ITRIM5:ITRIM0: Current Source Trim bits
011111 = Maximum positive change from nominal current
011110
.....
\(000001=\) Minimum positive change from nominal current
\(000000=\) Nominal current output specified by IRNG1:IRNG0
111111 = Minimum negative change from nominal current
.....
100010
100001 = Maximum negative change from nominal current
bit 9-8 IRNG1:IRNG0: Current Source Range Select bits
\(11=100 \times\) Base current
\(10=10 \times\) Base current
\(01=\) Base current level ( \(0.55 \mu \mathrm{~A}\) nominal)
\(00=\) Current source disabled
bit 7-0 Unimplemented: Read as ' 0 '

\subsection*{25.0 SPECIAL FEATURES}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual":
- Section 9. "Watchdog Timer (WDT)" (DS39697)
- Section 32. "High-Level Device Integration" (DS39719)
- Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ256GB110 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:
- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

\subsection*{25.1 Configuration Bits}

The Configuration bits can be programmed (read as ' 0 '), or left unprogrammed (read as ' 1 '), to select various device configurations. These bits are mapped starting at program memory location F80000h. A detailed explanation of the various bit functions is provided in Register 25-1 through Register 25-5.
Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space ( \(800000 \mathrm{~h}-\mathrm{FFFFFFh}\) ) which can only be accessed using table reads and table writes.

\subsection*{25.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ256GB110 FAMILY DEVICES}

In PIC24FJ256GB110 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 25-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

\section*{Note: Configuration data is reloaded on all types of device Resets.}

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.
The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing ' 1 's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 25-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ256GB110 FAMILY DEVICES
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{ Device } & \multicolumn{3}{|c|}{ Configuration Word Addresses } \\
\cline { 2 - 4 } & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) \\
\hline \hline PIC24FJ64GB1 & ABFEh & ABFCh & ABFAh \\
\hline PIC24FJ128GB1 & 157FEh & 157FC & 157FA \\
\hline PIC24FJ192GB1 & 20BFEh & 20BFC & 20BFA \\
\hline PIC24FJ256GB1 & 2ABFEh & 2ABFC & 2ABFA \\
\hline
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

REGISTER 25-1: CW1: FLASH CONFIGURATION WORD 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-1 & U-1 & \(U-1\) & \(U-1\) & \(U-1\) & \(U-1\) & \(U-1\) & \(U-1\) \\
\hline- & - & - & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{} \\
\hline bit 23
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline r-x & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & r-1 & R/PO-1 & R/PO-1 \\
\hline\(r\) & JTAGEN & GCP & GWRP & \(\overline{\text { DEBUG }}\) & \(r\) & ICS1 & ICS0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/PO-1 & R/PO-1 & U-1 & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 \\
\hline FWDTEN & WINDIS & - & FWPSA & WDTPS3 & WDTPS2 & WDTPS1 & WDTPS0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & \(\mathrm{r}=\) Reserved bit \\
\(R=\) Readable bit & \(\mathrm{PO}=\) Program Once bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value when device is unprogrammed & \(' 1\) ' = Bit is set \(\quad\) ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
bit 23-16 Unimplemented: Read as ' 1 '
bit 15 Reserved: The value is unknown; program as ' 0 '
bit 14 JTAGEN: JTAG Port Enable bit \({ }^{(1)}\)
1 = JTAG port is enabled
\(0=\) JTAG port is disabled
bit 13 GCP: General Segment Program Memory Code Protection bit
1 = Code protection is disabled
\(0=\) Code protection is enabled for the entire program memory space
bit 12 GWRP: General Segment Code Flash Write Protection bit
1 = Writes to program memory are allowed
\(0=\) Writes to program memory are disabled
bit 11 DEBUG: Background Debugger Enable bit
1 = Device resets into Operational mode
\(0=\) Device resets into Debug mode
bit 10 Reserved: Always maintain as ' 1 '
bit 9-8 ICS1:ICS0: Emulator Pin Placement Select bits
11 = Emulator functions are shared with PGEC1/PGED1
\(10=\) Emulator functions are shared with PGEC2/PGED2
01 = Emulator functions are shared with PGEC3/PGED3
00 = Reserved; do not use
bit \(7 \quad\) FWDTEN: Watchdog Timer Enable bit
1 = Watchdog Timer is enabled
\(0=\) Watchdog Timer is disabled
bit \(6 \quad\) WINDIS: Windowed Watchdog Timer Disable bit
1 = Standard Watchdog Timer enabled
\(0=\) Windowed Watchdog Timer enabled; FWDTEN must be ' 1 '
bit \(5 \quad\) Unimplemented: Read as ' 1 '
bit 4 FWPSA: WDT Prescaler Ratio Select bit
1 = Prescaler ratio of \(1: 128\)
\(0=\) Prescaler ratio of 1:32
Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{T M}\) ). It cannot be modified while programming the device through the JTAG interface.

\section*{REGISTER 25-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)}
bit 3-0 WDTPS3:WDTPS0: Watchdog Timer Postscaler Select bits
\[
\begin{aligned}
& 1111=1: 32,768 \\
& 1110=1: 16,384 \\
& 1101=1: 8,192 \\
& 1100=1: 4,096 \\
& 1011=1: 2,048 \\
& 1010=1: 1,024 \\
& 1001=1: 512 \\
& 1000=1: 256 \\
& 0111=1: 128 \\
& 0110=1: 64 \\
& 0101=1: 32 \\
& 0100=1: 16 \\
& 0011=1: 8 \\
& 0010=1: 4 \\
& 0001=1: 2 \\
& 0000=1: 1
\end{aligned}
\]

Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{\text {TM }}\) ). It cannot be modified while programming the device through the JTAG interface.

\section*{REGISTER 25-2: CW2: FLASH CONFIGURATION WORD 2}

\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & r-0 & R/PO-1 & R/PO-1 & R/PO-1 \\
\hline IESO & PLLDIV2 & PLLDIV1 & PLLDIV0 & r & FNOSC2 & FNOSC1 & FNOSC0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & r-1 & R/PO-1 & R/PO-1 \\
\hline FCKSM1 & FCKSM0 & OSCIOFCN & IOL1WAY & DISUVREG & r & POSCMD1 & POSCMD0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \multicolumn{1}{l|}{\begin{tabular}{l} 
= Reserved bit \\
\(R=\) Readable bit \\
\(-n=\) Value when device is unprogrammed
\end{tabular}} & \(\mathrm{UO}=\) Program-once bit \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 23-16 & Unimplemented: Read as ' 1 ' \\
bit 15 & IESO: Internal External Switchover bit \\
& \(1=\) IESO mode (Two-Speed Start-up) enabled \\
& \(0=\) IESO mode (Two-Speed Start-up) disabled
\end{tabular}

PLLDIV2:PLLDIV0: USB 96 MHz PLL Prescaler Select bits
111 = Oscillator input divided by 12 ( 48 MHz input)
110 = Oscillator input divided by 10 ( 40 MHz input)
101 = Oscillator input divided by 6 ( 24 MHz input)
\(100=\) Oscillator input divided by 5 ( 20 MHz input)
011 = Oscillator input divided by 4 ( 16 MHz input)
\(010=\) Oscillator input divided by 3 ( 12 MHz input)
001 = Oscillator input divided by 2 ( 8 MHz input)
\(000=\) Oscillator input used directly ( 4 MHz input)
bit 11 Reserved: Always maintain as ' 0 '
bit 10-8 FNOSC2:FNOSC0: Initial Oscillator Select bits
111 = Fast RC Oscillator with Postscaler (FRCDIV)
110 = Reserved
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
010 = Primary Oscillator (XT, HS, EC)
001 = Fast RC Oscillator with postscaler and PLL module (FRCPLL)
000 = Fast RC Oscillator (FRC)
bit 7-6 FCKSM1:FCKSM0: Clock Switching and Fail-Safe Clock Monitor Configuration bits
\(1 \mathrm{x}=\) Clock switching and Fail-Safe Clock Monitor are disabled
01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
\(00=\) Clock switching is enabled, Fail-Safe Clock Monitor is enabled
bit 5 OSCIOFCN: OSCO Pin Configuration bit
If POSCMD1:POSCMD0 \(=11\) or 00 :
1 = OSCO/CLKO/RC15 functions as CLKO (Fosc/2)
\(0=\mathrm{OSCO} / \mathrm{CLKO} / \mathrm{RC} 15\) functions as port I/O (RC15)
If POSCMD1:POSCMD0 = 10 or 01:
OSCIOFCN has no effect on OSCO/CLKO/RC15.
bit 4 IOL1WAY: IOLOCK One-Way Set Enable bit
1 = The IOLOCK bit (OSCCON<6>)can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time.
\(0=\) The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed

\section*{REGISTER 25-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)}
\begin{tabular}{|c|c|}
\hline bit 3 & \begin{tabular}{l}
DISUVREG: Internal USB 3.3V Regulator Disable bit \\
\(1=\) Regulator is disabled \\
\(0=\) Regulator is enabled
\end{tabular} \\
\hline bit 2 & Reserved: Always maintain as ' 1 ' \\
\hline bit 1-0 & POSCMD1:POSCMD0: Primary Oscillator Configuration bits \\
\hline & 11 = Primary oscillator disabled \\
\hline & \(10=\) HS Oscillator mode selected \\
\hline & \(01=\) XT Oscillator mode selected \\
\hline & \(00=\) EC Oscillator mode selected \\
\hline
\end{tabular}

\section*{REGISTER 25-3: CW3: FLASH CONFIGURATION WORD 3}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-1 & U-1 & U-1 & U-1 & U-1 & U-1 & U-1 & U-1 \\
\hline - & - & - & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit 23 bit 16} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/PO-1 & R/PO-1 & R/PO-1 & U-1 & U-1 & U-1 & U-1 & R/PO-1 \\
\hline WPEND & WPCFG & WPDIS & - & - & - & - & WPFP8 \\
\hline bit 15 & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 & R/PO-1 \\
\hline WPFP7 & WPFP6 & WPFP5 & WPFP4 & WPFP3 & WPFP2 & WPFP1 & WPFP0 \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{PO}=\) Program-once bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value when device is unprogrammed & & 1 ' \(=\) Bit is set
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 23-16 & Unimplemented: Read as ' 1 ' \\
\hline \multirow[t]{2}{*}{bit 15} & WPEND: Segment Write Protection End Page Select bit \\
\hline & \[
\begin{aligned}
& 1= \text { Protected code segment lower boundary is at the bottom of program memory (000000h); upper } \\
& \text { boundary is the code page specified by WPFP8:WPFP0 } \\
& 0= \text { Protected code segment upper boundary is at the last page of program memory; lower boundary } \\
& \text { is the code page specified by WPFP8:WPFP0 }
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{bit 14} & WPCFG: Configuration Word Code Page Protection Select bit \\
\hline & 1 = Last page (at the top of program memory) and Flash Configuration Words are not protected \(0=\) Last page and Flash Configuration Words are code protected \\
\hline \multirow[t]{3}{*}{bit 13} & WPDIS: Segment Write Protection Disable bit \\
\hline & 1 = Segmented code protection disabled \\
\hline & \(0=\) Segmented code protection enabled; protected segment defined by WPEND, WPCFG and WPFPx Configuration bits \\
\hline bit 12-9 & Unimplemented: Read as ' 1 ' \\
\hline \multirow[t]{6}{*}{bit 8-0} & WPFP8:WPFP0: Protected Code Segment Boundary Page bits \\
\hline & Designates the 16 K word program code page that is the boundary of the protected code segment, starting with Page 0 at the bottom of program memory. \\
\hline & If \(\mathrm{WPEND}=1\) : \\
\hline & Last address of designated code page is the upper boundary of the segment. \\
\hline & If WPEND = ' 0 ': \\
\hline & First address of designated code page is the lower boundary of the segment. \\
\hline
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

\section*{REGISTER 25-4: DEVID: DEVICE ID REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{\(U\)} \\
\hline \multicolumn{8}{l|}{\(U\)} \\
\hline- & - & - & - & \(U\) & \(U\) & \(U\) \\
\hline bit 23 & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline\(U\) & \(U\) & \(R\) & \(R\) & \(R\) & \(R\) & \(R\) \\
\hline- & - & FAMID7 & FAMID6 & FAMID5 & FAMID4 & FAMID3 & FAMID2 \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R & R & R & R & R & R & R & R \\
\hline FAMID1 & FAMID0 & DEV5 & DEV4 & DEV3 & DEV2 & DEV1 & DEV0 \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}

Legend: \(\mathrm{R}=\) Read-only bit \(\mathrm{U}=\) Unimplemented bit
bit 23-14 Unimplemented: Read as ' 1 '
bit 13-6 FAMID7:FAMID0: Device Family Identifier bits 01000000 = PIC24FJ256GB110 family
bit 5-0 DEV5:DEV0: Individual Device Identifier bits
000001 = PIC24FJ64GB106
\(000011=\) PIC24FJ64GB108
\(000111=\) PIC24FJ64GB110
001001 = PIC24FJ128GB106
001011 = PIC24FJ128GB108
001111 = PIC24FJ128GB110
010001 = PIC24FJ192GB106
010011 = PIC24FJ192GB108
010111 = PIC24FJ192GB110
011001 = PIC24FJ256GB106
011011 = PIC24FJ256GB108
011111 = PIC24FJ256GB110

\section*{REGISTER 25-5: DEVREV: DEVICE REVISION REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U \(U\) & \(U\) & \(U\) & \(U\) & \(U\) & \(U\) & \(U\) \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 23 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline\(U\) & \(U\) & \(U\) & \(U\) & \(U\) & \(U\) & R \\
\hline- & - & - & - & - & - & - & MAJRV2 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R & R & U & U & U & R & R & R \\
\hline MAJRV1 & MAJRV0 & - & - & - & DOT2 & DOT1 & DOT0 \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}

Legend: \(\mathrm{R}=\) Read-only bit \(\mathrm{U}=\) Unimplemented bit
bit 23-9 Unimplemented: Read as ' 0 '
bit 8-6 MAJRV2:MAJRV0: Major Revision Identifier bits
bit 5-3 Unimplemented: Read as ' 0 '
bit 2-0 DOT2:DOT0: Minor Revision Identifier bits

\subsection*{25.2 On-Chip Voltage Regulator}

All PIC24FJ256GB110 family devices power their core digital logic at a nominal 2.5 V . This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3 V . To simplify system design, all devices in the PIC24FJ256GB110 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.
The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low ESR capacitor (such as ceramic) must be connected to the Vddcore/Vcap pin (Figure 25-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in Section 28.1 "DC Characteristics".
If ENVREG is tied to Vss, the regulator is disabled. In this case, separate power for the core logic at a nominal 2.5 V must be supplied to the device on the VdDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the Vddcore/Vcap and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 25-1 for possible configurations.

\subsection*{25.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION}

When it is enabled, the on-chip regulator provides a constant voltage of 2.5 V nominal to the digital core logic.
The regulator can provide this level from a VDD of about 2.5 V , all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD, with a typical voltage drop of 100 mV .

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, Low-Voltage Detect circuit. When VDD drops below full-speed operating voltage, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a low-power operational mode, or trigger an orderly shutdown.

Low-Voltage Detection is only available when the regulator is enabled.

FIGURE 25-1:
CONNECTIONS FOR THE ON-CHIP REGULATOR

Regulator Enabled (ENVREG tied to VDD):


Regulator Disabled (ENVREG tied to ground):


Regulator Disabled (Vdd tied to Vddcore):


Note 1: These are typical operating voltages. Refer to Section 28.1 "DC Characteristics" for the full operating ranges of VDD and Vddcore.

\subsection*{25.2.2 ON-CHIP REGULATOR AND POR}

When the voltage regulator is enabled, it takes approximately \(500 \mu \mathrm{~s}\) for it to generate output. During this time, designated as Tstartup, code execution is disabled. TsTARTUP is applied every time the device resumes operation after any power-down, including Sleep mode.
If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up.

\subsection*{25.2.3 ON-CHIP REGULATOR AND BOR}

When the on-chip regulator is enabled, PIC24FJ256GB110 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit ( \(\mathrm{RCON}<1>\) ). The brown-out voltage specifications are provided in Section 7. Reset" (DS39712) in the "PIC24F Family Reference Manual".

\subsection*{25.2.4 POWER-UP REQUIREMENTS}

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VdDCORE must never exceed VDD by 0.3 volts.

\section*{Note: For more information, see Section 28.0 "Electrical Characteristics". \\ 25.2.5 VOLTAGE REGULATOR STANDBY MODE}

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator automatically disables itself whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit ( \(\mathrm{RCON}<8>\) ). By default, this bit is cleared, which enables Standby mode. When waking up from Standby mode, the regulator will require around \(190 \mu \mathrm{~s}\) to wake-up. This extra time is needed to ensure that the regulator can source enough current to power the Flash memory.
For applications which require a faster wake-up time, it is possible to disable regulator Standby mode. The VREGS bit ( \(\mathrm{RCON}<8>\) ) can be set to turn off Standby mode so that the Flash stays powered when in Sleep mode and the device can wake-up in \(10 \mu \mathrm{~s}\). When VREGS is set, the power consumption while in Sleep mode, will be approximately \(40 \mu \mathrm{~A}\) higher than power consumption when the regulator is allowed to enter Standby mode.

\subsection*{25.3 Watchdog Timer (WDT)}

For PIC24FJ256GB110 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz . This feeds a prescaler that can be configured for either 5 -bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5 -bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS3:WDTPS0 Configuration bits (CW1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:
- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits), or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits ( \(\mathrm{RCON}<3: 2>\) ) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

\footnotetext{
Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.
}

\subsection*{25.3.1 WINDOWED OPERATION}

The Watchdog Timer has an optional fixed-window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last \(1 / 4\) of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.
Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to ' 0 '.

\subsection*{25.3.2 CONTROL REGISTER}

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.
The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to ' 0 '. The WDT is enabled in software by setting the SWDTEN control bit ( \(\mathrm{RCON}<5>\) ). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

\section*{FIGURE 25-2: WDT BLOCK DIAGRAM}


\subsection*{25.4 Program Verification and Code Protection}

PIC24FJ256GB110 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

\subsection*{25.4.1 GENERAL SEGMENT PROTECTION}

For all devices in the PIC24FJ256GB110 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.
Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to ' 0 ', internal write and erase operations to program memory are blocked.

\subsection*{25.4.2 CODE SEGMENT PROTECTION}

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in PIC24FJ256GB110 family devices can be located by the user anywhere in the program space, and configured in a wide range of sizes.
Code segment protection provides an added level of protection to a designated area of program memory, by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. They do not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

\section*{PIC24FJ256GB110 FAMILY}

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0 ). The WPFP bits specify the size of the segment to be protected, by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.
The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (=1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.
A separate bit, WPCFG, is used to independently protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (=0) protects the last page regardless of the other bit settings. This may be useful in circumstances where write protection is needed for both a code segment in the bottom of memory, as well as the Flash Configuration Words.
The various options for segment code protection are shown in Table 25-2.

\subsection*{25.4.3 CONFIGURATION REGISTER PROTECTION}

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers - shadow registers contain a complimentary value which is constantly compared with the actual value.
To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.
The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code cement protection setting.

\section*{TABLE 25-2: SEGMENT CODE PROTECTION CONFIGURATION OPTIONS}
\begin{tabular}{|c|c|c|l|l|}
\hline \multicolumn{2}{|c|}{ Segment Configuration Bits } & \\
\hline WPDIS & WPEND & WPCFG & \\
\hline \hline 1 & X & 1 & \begin{tabular}{l} 
No additional protection enabled; all program memory protection configured by \\
GCP and GWRP
\end{tabular} \\
\hline 1 & X & 0 & Last code page protected, including Flash Configuration Words \\
\hline 0 & 1 & 0 & \begin{tabular}{l} 
Addresses from first address of code page defined by WPFP8:WPFP0 through \\
end of implemented program memory (inclusive) protected, including Flash \\
Configuration Words
\end{tabular} \\
\hline 0 & 0 & 0 & \begin{tabular}{l} 
Address 000000h through last address of code page defined by WPFP8:WPFP0 \\
(inclusive) protected
\end{tabular} \\
\hline 0 & 1 & 1 & \begin{tabular}{l} 
Addresses from first address of code page defined by WPFP8:WPFP0 through \\
end of implemented program memory (inclusive) protected, including Flash \\
Configuration Words
\end{tabular} \\
\hline 0 & 0 & 1 & \begin{tabular}{l} 
Addresses from first address of code page defined by WPFP8:WPFP0 through \\
end of implemented program memory (inclusive) protected
\end{tabular} \\
\hline
\end{tabular}

\subsection*{25.5 JTAG Interface}

PIC24FJ256GB110 family devices implement a JTAG interface, which supports boundary scan device testing as well as In -Circuit Serial Programming.

\subsection*{25.6 In-Circuit Serial Programming}

PIC24FJ256GB110 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx) and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

\subsection*{25.7 In-Circuit Debugger}

When MPLAB \({ }^{\circledR}\) ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.
To use the in-circuit debugger function of the device, the design must implement ICSP connections to \(\overline{M C L R}\), VDD, Vss and the PGECx/PGEDx pin pair designated by the ICS Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\subsection*{26.0 DEVELOPMENT SUPPORT}

The \(\mathrm{PIC}^{\circledR}\) microcontrollers are supported with a full range of hardware and software development tools:
- Integrated Development Environment
- MPLAB \({ }^{\circledR}\) IDE Software
- Assemblers/Compilers/Linkers
- MPASM \({ }^{\text {TM }}\) Assembler
- MPLAB C18 and MPLAB C30 C Compilers
- MPLINK \({ }^{\text {TM }}\) Object Linker/

MPLIB \({ }^{\text {M }}\) Object Librarian
- MPLAB ASM30 Assembler/Linker/Library
- Simulators
- MPLAB SIM Software Simulator
- Emulators
- MPLAB ICE 2000 In-Circuit Emulator
- MPLAB REAL ICE \({ }^{\text {TM }}\) In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
- PICSTART \({ }^{\circledR}\) Plus Development Programmer
- MPLAB PM3 Device Programmer
- PICkit \({ }^{\text {TM }} 2\) Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

\subsection*{26.1 MPLAB Integrated Development Environment Software}

The MPLAB IDE software brings an ease of software development previously unseen in the \(8 / 16\)-bit microcontroller market. The MPLAB IDE is a Windows \({ }^{\circledR}\) operating system-based application that contains:
- A single graphical interface to all debugging tools
- Simulator
- Programmer (sold separately)
- Emulator (sold separately)
- In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers
The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
- Source files (assembly or C)
- Mixed assembly and C
- Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

\subsection*{26.2 MPASM Assembler}

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.
The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel \({ }^{\circledR}\) standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.
The MPASM Assembler features include:
- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

\subsection*{26.3 MPLAB C18 and MPLAB C30 C Compilers}

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.
For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

\subsection*{26.4 MPLINK Object Linker/ MPLIB Object Librarian}

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.
The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.
The object linker/library features include:
- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

\subsection*{26.5 MPLAB ASM30 Assembler, Linker and Librarian}

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:
- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

\subsection*{26.6 MPLAB SIM Software Simulator}

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC \({ }^{\circledR}\) DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.
The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

\subsection*{26.7 MPLAB ICE 2000 \\ High-Performance In-Circuit Emulator}

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In -Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.
The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.
The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft \({ }^{\circledR}\) Windows \({ }^{\circledR}\) 32-bit operating system were chosen to best make these features available in a simple, unified application.

\subsection*{26.8 MPLAB REAL ICE In-Circuit Emulator System}

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC \({ }^{\circledR}\) Flash MCUs and dsPIC \({ }^{\circledR}\) Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.
The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, LowVoltage Differential Signal (LVDS) interconnection (CAT5).
MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

\subsection*{26.9 MPLAB ICD 2 In-Circuit Debugger}

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{\text {TM }}\) ) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

\subsection*{26.10 MPLAB PM3 Device Programmer}

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display ( \(128 \times 64\) ) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP \({ }^{\text {TM }}\) cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

\subsection*{26.11 PICSTART Plus Development Programmer}

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

\subsection*{26.12 PICkit 2 Development Programmer}

The PICkit \({ }^{\text {TM }} 2\) Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC \({ }^{\text {TM }}\) Lite C compiler, and is designed to help get up to speed quickly using PIC \({ }^{\circledR}\) microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

\subsection*{26.13 Demonstration, Development and Evaluation Boards}

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.
The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.
The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.
In addition to the PICDEM \({ }^{\text {TM }}\) and dsPICDEM \({ }^{\text {TM }}\) demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ \({ }^{\circledR}\) security ICs, CAN, IrDA \({ }^{\circledR}\), PowerSmart battery management, SEEVAL \({ }^{\circledR}\) evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.
Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

\subsection*{27.0 INSTRUCTION SET SUMMARY}

Note: This chapter is a brief summary of the PIC24F instruction set architecture, and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous \(\mathrm{PIC}^{\circledR}\) MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.
Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:
- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

Table 27-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 27-2 lists all the instructions, along with the status flags affected by each instruction.
Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:
- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier
However, word or byte-oriented file register instructions have two operands:
- The file register specified by the value ' f '
- The destination, which could either be the file register ' \(f\) ' or the W0 register, which is denoted as 'WREG'
Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:
- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or ' \(f\) ')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:
- A literal value to be loaded into a W register or file register (specified by the value of ' \(k\) ')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or ' \(f\) ')
However, literal instructions that involve arithmetic or logical operations use some of the following operands:
- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier
The control instructions may use some of the following operands:
- A program memory address
- The mode of the table read and table write instructions
All instructions are a single word, except for certain double-word instructions, which were made dou-ble-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are ' 0 's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.
Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

\section*{PIC24FJ256GB110 FAMILY}

\section*{TABLE 27-1: SYMBOLS USED IN OPCODE DESCRIPTIONS}
\begin{tabular}{|c|c|}
\hline Field & Description \\
\hline \#text & Means literal defined by "text" \\
\hline (text) & Means "content of text" \\
\hline [text] & Means "the location addressed by text" \\
\hline \{ \} & Optional field or operation \\
\hline <n:m> & Register bit field \\
\hline .b & Byte mode selection \\
\hline d & Double-Word mode selection \\
\hline . S & Shadow register select \\
\hline .w & Word mode selection (default) \\
\hline bit4 & 4-bit bit selection field (used in word addressed instructions) \(\in\{0 . . .15\}\) \\
\hline C, DC, N, OV, Z & MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero \\
\hline Expr & Absolute address, label or expression (resolved by the linker) \\
\hline f & File register address \(\in\{0000 \mathrm{~h} . . .1\) FFFh \(\}\) \\
\hline lit1 & 1 -bit unsigned literal \(\in\{0,1\}\) \\
\hline lit4 & 4 -bit unsigned literal \(\in\{0 . .15\}\) \\
\hline lit5 & 5 -bit unsigned literal \(\in\{0 . .31\}\) \\
\hline lit8 & 8 -bit unsigned literal \(\in\{0 . .255\}\) \\
\hline lit10 & 10-bit unsigned literal \(\in\{0 \ldots 255\}\) for Byte mode, \(\{0: 1023\}\) for Word mode \\
\hline lit14 & 14 -bit unsigned literal \(\in\{0 \ldots 16383\}\) \\
\hline lit16 & 16-bit unsigned literal \(\in\{0 \ldots . .65535\}\) \\
\hline lit23 & 23-bit unsigned literal \(\in\{0 \ldots . .8388607\}\); LSB must be ' 0 ' \\
\hline None & Field does not require an entry, may be blank \\
\hline PC & Program Counter \\
\hline Slit10 & 10-bit signed literal \(\in\{-512 \ldots 511\}\) \\
\hline Slit16 & 16-bit signed literal \(\in\{-32768 . . .32767\}\) \\
\hline Slit6 & 6 -bit signed literal \(\in\{-16 \ldots 16\}\) \\
\hline Wb & Base W register \(\in\left\{\begin{array}{l}\text { W0..W15 }\end{array}\right.\) \\
\hline Wd & Destination W register \(\in\left\{\begin{array}{l}\text { Wd, [ } W d] \text {, [Wd++], [Wd--], [++Wd], [-Wd] }\} ~\end{array}\right.\) \\
\hline Wdo & \begin{tabular}{l}
Destination W register \(\in\) \\
\{Wnd, [Wnd], [Wnd++], [Wnd---], [++Wnd], [--Wnd], [Wnd+Wb] \}
\end{tabular} \\
\hline Wm, Wn & Dividend, Divisor working register pair (direct addressing) \\
\hline Wn & One of 16 working registers \(\in\{\) W0..W15\} \\
\hline Wnd & One of 16 destination working registers \(\in\{\) \{W0..W15\} \\
\hline Wns & One of 16 source working registers \(\in\{\) W0..W15\} \\
\hline WREG & W0 (working register used in file register instructions) \\
\hline Ws & Source W register \(\in\left\{\begin{array}{l}\text { Ws, [Ws], [Ws++], [Ws--], [++Ws], [-Ws] }\}\end{array}\right.\) \\
\hline Wso & Source W register \(\in\left\{\begin{array}{l}\text { Wns, [Wns], [Wns++], [Wns--], [++Wns], [--Wns], [Wns+Wb] \} }\end{array}\right.\) \\
\hline
\end{tabular}

TABLE 27-2: INSTRUCTION SET OVERVIEW
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline \multirow[t]{5}{*}{ADD} & ADD & f & \(\mathrm{f}=\mathrm{f}+\mathrm{W}\) WEG & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADD & f,wREG & WREG = \(\mathrm{f}+\) WREG & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADD & \#lit10,Wn & \(W \mathrm{~d}=\mathrm{lit} 10+\mathrm{Wd}\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADD & Wb, Ws, Wd & \(\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADD & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{5}{*}{ADDC} & ADDC & f & \(\mathrm{f}=\mathrm{f}+\mathrm{WREG}+(\mathrm{C})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADDC & f,WREG & WREG = f + WREG + (C) & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADDC & \#lit10,Wn & Wd \(=\) lit \(10+\mathrm{Wd}+(\mathrm{C})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADDC & Wb,Ws, Wd & \(W \mathrm{~d}=\mathrm{Wb}+\mathrm{Ws}+(\mathrm{C})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & ADDC & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}+(\mathrm{C})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{5}{*}{AND} & And & f & \(\mathrm{f}=\mathrm{f}\). AND . WREG & 1 & 1 & N, Z \\
\hline & And & f, WREG & WREG = f.AND. WREG & 1 & 1 & N, Z \\
\hline & AND & \#lit10,Wn & \(\mathrm{Wd}=\) lit10.AND. Wd & 1 & 1 & N, Z \\
\hline & AND & Wb, Ws, Wd & \(\mathrm{Wd}=\mathrm{Wb}\). AND. Ws & 1 & 1 & N, Z \\
\hline & And & Wb,\#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb}\).AND. lit5 & 1 & 1 & N, Z \\
\hline \multirow[t]{5}{*}{ASR} & ASR & f & \(\mathrm{f}=\) Arithmetic Right Shift f & 1 & 1 & C, N, OV, Z \\
\hline & ASR & f, WREG & WREG = Arithmetic Right Shift f & 1 & 1 & C, N, OV, Z \\
\hline & ASR & Ws, Wd & Wd = Arithmetic Right Shift Ws & 1 & 1 & C, N, OV, Z \\
\hline & ASR & Wb, Wns, Wnd & Wnd = Arithmetic Right Shift Wb by Wns & 1 & 1 & N, Z \\
\hline & ASR & Wb, \#lit5,Wnd & Wnd = Arithmetic Right Shift Wb by lit5 & 1 & 1 & N, Z \\
\hline \multirow[t]{2}{*}{BCLR} & BCLR & f,\#bit4 & Bit Clear f & 1 & 1 & None \\
\hline & BCLR & Ws, \#bit4 & Bit Clear Ws & 1 & 1 & None \\
\hline \multirow[t]{18}{*}{BRA} & BRA & C, Expr & Branch if Carry & 1 & 1 (2) & None \\
\hline & BRA & GE, Expr & Branch if Greater than or Equal & 1 & 1 (2) & None \\
\hline & BRA & GEU, Expr & Branch if Unsigned Greater than or Equal & 1 & 1 (2) & None \\
\hline & BRA & GT, Expr & Branch if Greater than & 1 & 1 (2) & None \\
\hline & BRA & GTU, Expr & Branch if Unsigned Greater than & 1 & 1 (2) & None \\
\hline & BRA & LE, Expr & Branch if Less than or Equal & 1 & 1 (2) & None \\
\hline & BRA & LEU, Expr & Branch if Unsigned Less than or Equal & 1 & 1 (2) & None \\
\hline & BRA & LT, Expr & Branch if Less than & 1 & 1 (2) & None \\
\hline & BRA & LTU, Expr & Branch if Unsigned Less than & 1 & 1 (2) & None \\
\hline & BRA & N, Expr & Branch if Negative & 1 & 1 (2) & None \\
\hline & BRA & NC, Expr & Branch if Not Carry & 1 & 1 (2) & None \\
\hline & BRA & NN, Expr & Branch if Not Negative & 1 & 1 (2) & None \\
\hline & BRA & NOV, Expr & Branch if Not Overflow & 1 & 1 (2) & None \\
\hline & BRA & NZ, Expr & Branch if Not Zero & 1 & 1 (2) & None \\
\hline & BRA & OV, Expr & Branch if Overflow & 1 & 1 (2) & None \\
\hline & BRA & Expr & Branch Unconditionally & 1 & 2 & None \\
\hline & BRA & Z, Expr & Branch if Zero & 1 & 1 (2) & None \\
\hline & BRA & Wn & Computed Branch & 1 & 2 & None \\
\hline \multirow[t]{2}{*}{BSET} & BSET & f,\#bit4 & Bit Set f & 1 & 1 & None \\
\hline & BSET & Ws, \#bit4 & Bit Set Ws & 1 & 1 & None \\
\hline \multirow[t]{2}{*}{BSW} & BSW.C & Ws, Wb & Write C bit to Ws<Wb> & 1 & 1 & None \\
\hline & BSW. z & Ws, Wb & Write Z bit to Ws<Wb> & 1 & 1 & None \\
\hline \multirow[t]{2}{*}{BTG} & BTG & f,\#bit4 & Bit Toggle f & 1 & 1 & None \\
\hline & BTG & Ws, \#bit4 & Bit Toggle Ws & 1 & 1 & None \\
\hline \multirow[t]{2}{*}{BTSC} & BTSC & f,\#bit4 & Bit Test f, Skip if Clear & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3) \\
\hline
\end{gathered}
\] & None \\
\hline & BTSC & Ws, \#bit4 & Bit Test Ws, Skip if Clear & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline
\end{tabular}

TABLE 27-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline \multirow[t]{2}{*}{BTSS} & BTSS & f,\#bit4 & Bit Test f, Skip if Set & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline & BTSS & Ws,\#bit4 & Bit Test Ws, Skip if Set & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline \multirow[t]{5}{*}{BTST} & BTST & f,\#bit4 & Bit Test f & 1 & 1 & Z \\
\hline & BTST.C & Ws, \#bit4 & Bit Test Ws to C & 1 & 1 & C \\
\hline & BTST. 2 & Ws, \#bit4 & Bit Test Ws to Z & 1 & 1 & Z \\
\hline & BTST.C & Ws, Wb & Bit Test Ws<Wb> to C & 1 & 1 & C \\
\hline & BTST. 2 & Ws, Wb & Bit Test Ws<Wb> to Z & 1 & 1 & Z \\
\hline \multirow[t]{3}{*}{BTSTS} & BTSTS & f,\#bit4 & Bit Test then Set f & 1 & 1 & Z \\
\hline & BTSTS.C & Ws,\#bit4 & Bit Test Ws to C, then Set & 1 & 1 & C \\
\hline & BTSTS.Z & Ws, \#bit4 & Bit Test Ws to Z, then Set & 1 & 1 & Z \\
\hline \multirow[t]{2}{*}{CALL} & CALL & lit23 & Call Subroutine & 2 & 2 & None \\
\hline & CALL & Wn & Call Indirect Subroutine & 1 & 2 & None \\
\hline \multirow[t]{3}{*}{CLR} & CLR & f & \(\mathrm{f}=0 \times 0000\) & 1 & 1 & None \\
\hline & CLR & WREG & WREG \(=0 \times 0000\) & 1 & 1 & None \\
\hline & CLR & Ws & \(\mathrm{Ws}=0 \times 0000\) & 1 & 1 & None \\
\hline CLRWDT & CLRWDT & & Clear Watchdog Timer & 1 & 1 & WDTO, Sleep \\
\hline \multirow[t]{3}{*}{COM} & COM & f & \(\mathrm{f}=\overline{\mathrm{f}}\) & 1 & 1 & N, Z \\
\hline & COM & f, WREG & WREG = \(\overline{\mathrm{f}}\) & 1 & 1 & N, Z \\
\hline & COM & Ws,wd & \(\mathrm{Wd}=\overline{\mathrm{Ws}}\) & 1 & 1 & N, Z \\
\hline \multirow[t]{3}{*}{CP} & CP & f & Compare f with WREG & 1 & 1 & C, DC, N, OV, Z \\
\hline & CP & Wb, \#lit5 & Compare Wb with lit5 & 1 & 1 & C, DC, N, OV, Z \\
\hline & CP & Wb, Ws & Compare Wb with Ws (Wb - Ws) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{2}{*}{CPO} & CP0 & f & Compare f with 0x0000 & 1 & 1 & C, DC, N, OV, Z \\
\hline & CP0 & Ws & Compare Ws with 0x0000 & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{3}{*}{CPB} & CPB & f & Compare f with WREG, with Borrow & 1 & 1 & C, DC, N, OV, Z \\
\hline & CPB & Wb, \#lit5 & Compare Wb with lit5, with Borrow & 1 & 1 & C, DC, N, OV, Z \\
\hline & CPB & Wb, Ws & Compare Wb with Ws, with Borrow (Wb-Ws - \(\overline{\mathrm{C}}\) ) & 1 & 1 & C, DC, N, OV, Z \\
\hline CPSEQ & CPSEQ & Wb, Wn & Compare Wb with Wn, Skip if = & 1 & \[
\begin{array}{|c}
1 \\
(2 \text { or } 3) \\
\hline
\end{array}
\] & None \\
\hline CPSGT & CPSGT & Wb, Wn & Compare Wb with Wn, Skip if > & 1 & \[
\begin{array}{|c}
\hline 1 \\
(2 \text { or } 3)
\end{array}
\] & None \\
\hline CPSLT & CPSLT & Wb, Wn & Compare Wb with Wn, Skip if < & 1 & \[
\begin{array}{|c}
1 \\
(2 \text { or } 3) \\
\hline
\end{array}
\] & None \\
\hline CPSNE & CPSNE & Wb, Wn & Compare Wb with Wn, Skip if \(\neq\) & 1 & \[
\begin{array}{|c}
\hline 1 \\
(2 \text { or } 3)
\end{array}
\] & None \\
\hline DAW & DAW & Wn & Wn = Decimal Adjust Wn & 1 & 1 & C \\
\hline \multirow[t]{3}{*}{DEC} & DEC & f & \(\mathrm{f}=\mathrm{f}-1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & DEC & f,WREG & WREG \(=\mathrm{f}-1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & DEC & Ws,wd & \(\mathrm{Wd}=\mathrm{Ws}-1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{3}{*}{DEC2} & DEC2 & f & \(\mathrm{f}=\mathrm{f}-2\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & DEC2 & f,WREG & WREG \(=\mathrm{f}-2\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & DEC2 & Ws,wd & \(\mathrm{Wd}=\mathrm{Ws}-2\) & 1 & 1 & C, DC, N, OV, Z \\
\hline DISI & DISI & \#lit14 & Disable Interrupts for k Instruction Cycles & 1 & 1 & None \\
\hline \multirow[t]{4}{*}{DIV} & DIV.SW & Wm, Wn & Signed 16/16-bit Integer Divide & 1 & 18 & N, Z, C, OV \\
\hline & DIV.SD & Wm, Wn & Signed 32/16-bit Integer Divide & 1 & 18 & N, Z, C, OV \\
\hline & DIV.UW & \(\mathrm{Wm}, \mathrm{Wn}\) & Unsigned 16/16-bit Integer Divide & 1 & 18 & N, Z, C, OV \\
\hline & DIV.UD & Wm, Wn & Unsigned 32/16-bit Integer Divide & 1 & 18 & N, Z, C, OV \\
\hline EXCH & EXCH & Wns, Wnd & Swap Wns with Wnd & 1 & 1 & None \\
\hline FF1L & FF1L & Ws, Wnd & Find First One from Left (MSb) Side & 1 & 1 & C \\
\hline FF1R & FF1R & Ws, Wnd & Find First One from Right (LSb) Side & 1 & 1 & C \\
\hline
\end{tabular}

TABLE 27-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline \multirow[t]{2}{*}{GOTO} & GOTO & Expr & Go to Address & 2 & 2 & None \\
\hline & GOTO & Wn & Go to Indirect & 1 & 2 & None \\
\hline \multirow[t]{3}{*}{INC} & INC & f & \(\mathrm{f}=\mathrm{f}+1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & INC & f, WREG & WREG \(=\mathrm{f}+1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & INC & Ws, Wd & \(W d=W s+1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{3}{*}{INC2} & INC2 & f & \(\mathrm{f}=\mathrm{f}+2\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & INC2 & f,WREG & WREG \(=\mathrm{f}+2\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & INC2 & Ws, Wd & \(\mathrm{Wd}=\mathrm{Ws}+2\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{5}{*}{IOR} & IOR & f & \(\mathrm{f}=\mathrm{f} .1 \mathrm{IOR}\). WREG & 1 & 1 & N, Z \\
\hline & IOR & f,WREG & WREG = f.IOR. WREG & 1 & 1 & N, Z \\
\hline & IOR & \#lit10,Wn & \(\mathrm{Wd}=\) lit10.IOR. Wd & 1 & 1 & N, Z \\
\hline & IOR & Wb,Ws,Wd & Wd = Wb .IOR. Ws & 1 & 1 & N, Z \\
\hline & IOR & Wb, \#lit5,Wd & Wd = Wb .IOR. lit5 & 1 & 1 & N, Z \\
\hline LNK & LNK & \#lit14 & Link Frame Pointer & 1 & 1 & None \\
\hline \multirow[t]{5}{*}{LSR} & LSR & f & \(\mathrm{f}=\) Logical Right Shift f & 1 & 1 & C, N, OV, Z \\
\hline & LSR & f,WREG & WREG = Logical Right Shift f & 1 & 1 & C, N, OV, Z \\
\hline & LSR & Ws,wd & Wd = Logical Right Shift Ws & 1 & 1 & C, N, OV, Z \\
\hline & LSR & Wb,Wns,Wnd & Wnd = Logical Right Shift Wb by Wns & 1 & 1 & N, Z \\
\hline & LSR & Wb, \#lit5, Wnd & Whd = Logical Right Shift Wb by lit5 & 1 & 1 & N, Z \\
\hline \multirow[t]{12}{*}{MOV} & Mov & f , Wn & Move f to Wn & 1 & 1 & None \\
\hline & mov & [Wns+Slit10],Wnd & Move [Wns+Slit10] to Wnd & 1 & 1 & None \\
\hline & MOV & f & Move f to f & 1 & 1 & N, Z \\
\hline & MOV & f, WREG & Move f to WREG & 1 & 1 & N, Z \\
\hline & MOV & \#lit16,Wn & Move 16-bit Literal to Wn & 1 & 1 & None \\
\hline & MOV.b & \#lit8, Wn & Move 8-bit Literal to Wn & 1 & 1 & None \\
\hline & MOV & Wn, f & Move Wn to f & 1 & 1 & None \\
\hline & MOV & Wns, [Wns+Slit10] & Move Wns to [Wns+Slit10] & 1 & 1 & \\
\hline & MOV & Wso, Wdo & Move Ws to Wd & 1 & 1 & None \\
\hline & Mov & WREG, f & Move WREG to f & 1 & 1 & N, Z \\
\hline & MOV. D & Wns, Wd & Move Double from W(ns):W(ns+1) to Wd & 1 & 2 & None \\
\hline & MOV. D & Ws, Wnd & Move Double from Ws to W(nd+1):W(nd) & 1 & 2 & None \\
\hline \multirow[t]{7}{*}{MUL} & MUL.SS & Wb,Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) Signed(Wb) * Signed(Ws) & 1 & 1 & None \\
\hline & MUL.SU & Wb,Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) Signed(Wb) * Unsigned(Ws) & 1 & 1 & None \\
\hline & MUL.US & Wb, Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) Unsigned(Wb) * Signed(Ws) & 1 & 1 & None \\
\hline & MUL.UU & Wb, Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) Unsigned(Wb)* Unsigned(Ws) & 1 & 1 & None \\
\hline & MUL.SU & Wb, \#lit5, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) Signed(Wb) * Unsigned(lit5) & 1 & 1 & None \\
\hline & MUL.UU & Wb, \#lit5,Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) Unsigned(Wb) * Unsigned(lit5) & 1 & 1 & None \\
\hline & MUL & f & W3:W2 = f * WREG & 1 & 1 & None \\
\hline \multirow[t]{3}{*}{NEG} & NEG & f & \(\mathrm{f}=\overline{\mathrm{f}}+1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & NEG & f,WREG & WREG \(=\bar{f}+1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & NEG & Ws,wd & \(\mathrm{Wd}=\overline{\mathrm{Ws}}+1\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{2}{*}{NOP} & NOP & & No Operation & 1 & 1 & None \\
\hline & NOPR & & No Operation & 1 & 1 & None \\
\hline \multirow[t]{4}{*}{POP} & POP & f & Pop f from Top-of-Stack (TOS) & 1 & 1 & None \\
\hline & POP & Wdo & Pop from Top-of-Stack (TOS) to Wdo & 1 & 1 & None \\
\hline & POP. D & Wnd & Pop from Top-of-Stack (TOS) to W(nd):W(nd+1) & 1 & 2 & None \\
\hline & POP.S & & Pop Shadow Registers & 1 & 1 & All \\
\hline \multirow[t]{4}{*}{PUSH} & PUSH & f & Push f to Top-of-Stack (TOS) & 1 & 1 & None \\
\hline & PUSH & Wso & Push Wso to Top-of-Stack (TOS) & 1 & 1 & None \\
\hline & PUSH.D & Wns & Push W(ns):W(ns+1) to Top-of-Stack (TOS) & 1 & 2 & None \\
\hline & PUSH.S & & Push Shadow Registers & 1 & 1 & None \\
\hline
\end{tabular}

TABLE 27-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline PWRSAV & PWRSAV & \#lit1 & Go into Sleep or Idle mode & 1 & 1 & WDTO, Sleep \\
\hline \multirow[t]{2}{*}{RCALL} & RCALL & Expr & Relative Call & 1 & 2 & None \\
\hline & RCALL & Wn & Computed Call & 1 & 2 & None \\
\hline \multirow[t]{2}{*}{REPEAT} & Repeat & \#lit14 & Repeat Next Instruction lit14 + 1 times & 1 & 1 & None \\
\hline & REPEAT & Wn & Repeat Next Instruction (Wn) + 1 times & 1 & 1 & None \\
\hline RESET & RESET & & Software Device Reset & 1 & 1 & None \\
\hline RETfie & Retfie & & Return from Interrupt & 1 & 3 (2) & None \\
\hline RETLW & RETLW & \#lit10,Wn & Return with Literal in Wn & 1 & 3 (2) & None \\
\hline RETURN & RETURN & & Return from Subroutine & 1 & 3 (2) & None \\
\hline \multirow[t]{3}{*}{RLC} & RLC & f & \(\mathrm{f}=\) Rotate Left through Carry f & 1 & 1 & C, N, Z \\
\hline & RLC & f,WREG & WREG = Rotate Left through Carry f & 1 & 1 & C, N, Z \\
\hline & RLC & Ws,wd & Wd = Rotate Left through Carry Ws & 1 & 1 & C, N, Z \\
\hline \multirow[t]{3}{*}{RLNC} & RLNC & f & \(\mathrm{f}=\) Rotate Left (No Carry) f & 1 & 1 & N, Z \\
\hline & RLNC & f,WREG & WREG = Rotate Left (No Carry) f & 1 & 1 & N, Z \\
\hline & RLNC & Ws,wd & Wd = Rotate Left (No Carry) Ws & 1 & 1 & N, Z \\
\hline \multirow[t]{3}{*}{RRC} & RRC & f & \(\mathrm{f}=\) Rotate Right through Carry f & 1 & 1 & C, N, Z \\
\hline & RRC & f, WREG & WREG = Rotate Right through Carry f & 1 & 1 & C, N, Z \\
\hline & RRC & Ws,wd & Wd = Rotate Right through Carry Ws & 1 & 1 & C, N, Z \\
\hline \multirow[t]{3}{*}{RRNC} & RRNC & f & \(\mathrm{f}=\) Rotate Right (No Carry) f & 1 & 1 & N, Z \\
\hline & RRNC & f, WREG & WREG = Rotate Right (No Carry) f & 1 & 1 & N, Z \\
\hline & RRNC & Ws,wd & Wd = Rotate Right (No Carry) Ws & 1 & 1 & N, Z \\
\hline SE & SE & Ws, Wnd & Wnd = Sign-Extended Ws & 1 & 1 & C, N, Z \\
\hline \multirow[t]{3}{*}{SETM} & SETM & f & \(\mathrm{f}=\mathrm{FFFFh}\) & 1 & 1 & None \\
\hline & SETM & WREG & WREG = FFFFh & 1 & 1 & None \\
\hline & SETM & Ws & Ws = FFFFh & 1 & 1 & None \\
\hline \multirow[t]{5}{*}{SL} & SL & f & \(\mathrm{f}=\) Left Shift f & 1 & 1 & C, N, OV, Z \\
\hline & SL & f, WREG & WREG = Left Shift f & 1 & 1 & C, N, OV, Z \\
\hline & SL & Ws,wd & Wd = Left Shift Ws & 1 & 1 & C, N, OV, Z \\
\hline & SL & Wb, Wns, Wnd & Wnd = Left Shift Wb by Wns & 1 & 1 & N, Z \\
\hline & SL & Wb, \#lit5,Wnd & Wnd = Left Shift Wb by lit5 & 1 & 1 & N, Z \\
\hline \multirow[t]{5}{*}{SUB} & SUB & f & \(\mathrm{f}=\mathrm{f}-\) WREG & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUB & f,WREG & WREG = \(\mathrm{f}-\mathrm{WREG}\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUB & \#lit10,Wn & \(\mathrm{Wn}=\mathrm{Wn}-\) lit10 & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUB & Wb,Ws,Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUB & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{5}{*}{SUBB} & SUBB & f & \(\mathrm{f}=\mathrm{f}-\) WREG \(-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBB & f, WREG & WREG \(=\mathrm{f}-\) WREG \(-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBB & \#lit10,Wn & \(W \mathrm{n}=\mathrm{Wn}-\mathrm{lit} 10-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBB & Wb, Ws, Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBB & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{4}{*}{SUBR} & SUBR & f & \(\mathrm{f}=\) WREG - f & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBR & f,WREG & WREG = WREG - f & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBR & Wb,Ws,Wd & \(\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBR & Wb, \#lit5,Wd & \(\mathrm{Wd}=\) lit5 -Wb & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{4}{*}{SUBBR} & SUBBR & f & \(\mathrm{f}=\) WREG \(-\mathrm{f}-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBBR & f, WREG & WREG = WREG - \(\mathrm{f}-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBBR & Wb,Ws,Wd & \(\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline & SUBBR & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{lit5}-\mathrm{Wb}-(\overline{\mathrm{C}})\) & 1 & 1 & C, DC, N, OV, Z \\
\hline \multirow[t]{2}{*}{SWAP} & SWAP.b & Wn & Wn = Nibble Swap Wn & 1 & 1 & None \\
\hline & SWAP & Wn & Wn = Byte Swap Wn & 1 & 1 & None \\
\hline
\end{tabular}

TABLE 27-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline TBLRDH & TBLRDH & Ws,wd & Read Prog<23:16> to Wd<7:0> & 1 & 2 & None \\
\hline TBLRDL & TBLRDL & Ws, Wd & Read Prog<15:0> to Wd & 1 & 2 & None \\
\hline TBLWTH & TBLWTH & Ws,wd & Write Ws<7:0> to Prog<23:16> & 1 & 2 & None \\
\hline TBLWTL & TBLWTL & Ws, Wd & Write Ws to Prog<15:0> & 1 & 2 & None \\
\hline ULNK & ULNK & & Unlink Frame Pointer & 1 & 1 & None \\
\hline \multirow[t]{5}{*}{XOR} & XOR & f & \(\mathrm{f}=\mathrm{f} . \mathrm{XOR}\). WREG & 1 & 1 & N, Z \\
\hline & XOR & f,WREG & WREG = f.XOR. WREG & 1 & 1 & N, Z \\
\hline & XOR & \#lit10,Wn & Wd = lit10.XOR. Wd & 1 & 1 & N, Z \\
\hline & XOR & Wb,Ws,Wd & \(\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} . \mathrm{Ws}\) & 1 & 1 & N, Z \\
\hline & XOR & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} . \mathrm{lit5}\) & 1 & 1 & N, Z \\
\hline ZE & ZE & Ws, Wnd & Wnd = Zero-Extend Ws & 1 & 1 & C, Z, N \\
\hline
\end{tabular}

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\subsection*{28.0 ELECTRICAL CHARACTERISTICS}

This section provides an overview of the PIC24FJ256GB110 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.
Absolute maximum ratings for the PIC24FJ256GB110 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

\section*{Absolute Maximum Ratings \({ }^{(\dagger)}\)}
\begin{tabular}{|c|c|}
\hline Ambient temperature under bias & \(-40^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\) \\
\hline Storage temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Voltage on VdD with respect to Vss & -0.3 V to +4.0V \\
\hline Voltage on any combined analog and digital pin and \(\overline{\mathrm{MCLR}}\), with respect to Vss & -0.3V to (Vdd + 0.3V) \\
\hline Voltage on any digital only pin with respect to Vss & ... -0.3 V to +6.0 V \\
\hline Voltage on Vddcore with respect to Vss & .. -0.3 V to +3.0 V \\
\hline Maximum current out of Vss pin & .. 300 mA \\
\hline Maximum current into Vdd pin (Note 1) & 250 mA \\
\hline Maximum output current sunk by any I/O pin. & 25 mA \\
\hline Maximum output current sourced by any I/O pin & 25 mA \\
\hline Maximum current sunk by all ports & 200 mA \\
\hline Maximum current sourced by all ports (Note 1) & . 200 mA \\
\hline
\end{tabular}

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 28-1).
\(\dagger\) NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{28.1 DC Characteristics}

FIGURE 28-1: PIC24FJ256GB110 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)


For frequencies between 16 MHz and 32 MHz , Fmax \(=(64 \mathrm{MHz} / \mathrm{V})\) * (VddCORE - 2 V ) +16 MHz .
Note 1: When the voltage regulator is disabled, VDD and VDDCORE must be maintained so that VDDCORE \(\leq \mathrm{VDD} \leq 3.6 \mathrm{~V}\).

TABLE 28-1: THERMAL OPERATING CONDITIONS
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Rating } & Symbol & Min & Typ & Max & Unit \\
\hline \hline PIC24FJ256GB110 family: & & & & & \\
Operating Junction Temperature Range & TJ & -40 & - & +125 & \({ }^{\circ} \mathrm{C}\) \\
Operating Ambient Temperature Range
\end{tabular}

TABLE 28-2: THERMAL PACKAGING CHARACTERISTICS
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Characteristic } & Symbol & Typ & Max & Unit & Notes \\
\hline \hline Package Thermal Resistance, \(14 \times 14 \times 1 \mathrm{~mm}\) TQFP & \(\theta \mathrm{JA}\) & 50.0 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & (Note 1) \\
\hline Package Thermal Resistance, \(12 \times 12 \times 1 \mathrm{~mm}\) TQFP & \(\theta \mathrm{JA}\) & 69.4 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & (Note 1) \\
\hline Package Thermal Resistance, \(10 \times 10 \times 1 \mathrm{~mm}\) TQFP & \(\theta \mathrm{JA}\) & 76.6 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & (Note 1) \\
\hline
\end{tabular}

Note 1: Junction to ambient thermal resistance, Theta-JA ( \(\theta \mathrm{JA}\) ) numbers are achieved by package simulations.

\section*{TABLE 28-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Param No. & Symbol & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline \multicolumn{8}{|l|}{Operating Voltage} \\
\hline \multirow[t]{4}{*}{DC10} & \multicolumn{7}{|l|}{Supply Voltage} \\
\hline & Vdd & & 2.2 & - & 3.6 & V & Regulator enabled \\
\hline & VDD & & VddCore & - & 3.6 & V & Regulator disabled \\
\hline & VDDCORE & & 2.0 & - & 2.75 & V & Regulator disabled \\
\hline DC12 & VDR & RAM Data Retention Voltage \({ }^{(2)}\) & 1.5 & - & - & V & \\
\hline DC16 & VPOR & Vdd Start VoltAge To ensure internal Power-on Reset Signal & - & Vss & - & V & \\
\hline DC17 & SVDD & Vdd Rise Rate to Ensure Internal Power-on Reset Signal & . 05 & - & - & V/ms & \[
\begin{aligned}
& 0-3.3 \mathrm{~V} \text { in } 0.1 \mathrm{~s} \\
& 0-2.5 \mathrm{~V} \text { in } 60 \mathrm{~ms}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 28-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{4}{|l|}{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Parameter No. & Typical \({ }^{(1)}\) & Max & Units & & Condition & \\
\hline \multicolumn{7}{|l|}{Operating Current (IDD) \({ }^{(2)}\)} \\
\hline DC20 & 0.83 & 1.2 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 \mathrm{~V}^{(3)}\)} & \multirow{6}{*}{1 MIPS} \\
\hline DC20a & 0.83 & 1.2 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC20b & 0.83 & 1.2 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC20d & 1.1 & 1.6 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 \mathrm{~V}^{(4)}\)} & \\
\hline DC20e & 1.1 & 1.6 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC20f & 1.1 & 1.6 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC23 & 3.3 & 4.3 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 \mathrm{~V}^{(3)}\)} & \multirow{6}{*}{4 MIPS} \\
\hline DC23a & 3.3 & 4.3 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC23b & 3.3 & 4.3 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC23d & 4.3 & 6 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 \mathrm{~V}^{(4)}\)} & \\
\hline DC23e & 4.3 & 6 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC23f & 4.3 & 6 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC24 & 18.2 & 24 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.5 \mathrm{~V}^{(3)}\)} & \multirow{6}{*}{16 MIPS} \\
\hline DC24a & 18.2 & 24 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC24b & 18.2 & 24 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC24d & 18.2 & 24 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 \mathrm{~V}^{(4)}\)} & \\
\hline DC24e & 18.2 & 24 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC24f & 18.2 & 24 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC31 & 15.0 & 20 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 \mathrm{~V}^{(3)}\)} & \multirow{6}{*}{LPRC (31 kHz)} \\
\hline DC31a & 15.0 & 20 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC31b & 20.0 & 26 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC31d & 57.0 & 75 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 V^{(4)}\)} & \\
\hline DC31e & 57.0 & 75 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC31f & 95.0 & 124 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline
\end{tabular}

Note 1: Data in "Typical" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCl driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. \(\overline{M C L R}=\) VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.
3: On-chip voltage regulator disabled (ENVREG tied to Vss).
4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

TABLE 28-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{4}{|l|}{Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline \begin{tabular}{l}
Parameter \\
No.
\end{tabular} & Typical \({ }^{(1)}\) & Max & Units & \multicolumn{3}{|c|}{Conditions} \\
\hline \multicolumn{7}{|l|}{Idle Current (IIDLE) \({ }^{(2)}\)} \\
\hline DC40 & 220 & 290 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 V^{(3)}\)} & \multirow{6}{*}{1 MIPS} \\
\hline DC40a & 220 & 290 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC40b & 220 & 290 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC40d & 300 & 390 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 V^{(4)}\)} & \\
\hline DC40e & 300 & 390 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC40f & 300 & 420 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC43 & 0.85 & 1.1 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 V^{(3)}\)} & \multirow{6}{*}{4 MIPS} \\
\hline DC43a & 0.85 & 1.1 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC43b & 0.87 & 1.2 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC43d & 1.1 & 1.4 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 V^{(4)}\)} & \\
\hline DC43e & 1.1 & 1.4 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC43f & 1.1 & 1.4 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC47 & 4.4 & 5.6 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.5 \mathrm{~V}^{(3)}\)} & \multirow{6}{*}{16 MIPS} \\
\hline DC47a & 4.4 & 5.6 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC47b & 4.4 & 5.6 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC47c & 4.4 & 5.6 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 V^{(4)}\)} & \\
\hline DC47d & 4.4 & 5.6 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC47e & 4.4 & 5.6 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC50 & 1.1 & 1.4 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 V^{(3)}\)} & \multirow{6}{*}{FRC (4 MIPS)} \\
\hline DC50a & 1.1 & 1.4 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC50b & 1.1 & 1.4 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC50d & 1.4 & 1.8 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 V^{(4)}\)} & \\
\hline DC50e & 1.4 & 1.8 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC50f & 1.4 & 1.8 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC51 & 4.3 & 6.0 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 V^{(3)}\)} & \multirow{6}{*}{LPRC (31 kHz)} \\
\hline DC51a & 4.5 & 6.0 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC51b & 7.2 & 25 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC51d & 38 & 50 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 \mathrm{~V}^{(4)}\)} & \\
\hline DC51e & 44 & 60 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC51f & 70 & 110 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline
\end{tabular}

Note 1: Data in "Typical" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Base lIDLE current is measured with the core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. \(\overline{\text { MCLR }}=\) VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.
3: On-chip voltage regulator disabled (ENVREG tied to Vss).
4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

TABLE 28-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{4}{|l|}{Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Parameter No. & Typical \({ }^{(1)}\) & Max & Units & \multicolumn{3}{|r|}{Conditions} \\
\hline Power-Down & urrent (IPD) & & & & & \\
\hline DC60 & 0.1 & 1 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 \mathrm{~V}^{(3)}\)} & \multirow{9}{*}{Base Power-Down Current \({ }^{(5)}\)} \\
\hline DC60a & 0.15 & 1 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC60b & 3.7 & 18 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC60c & 0.2 & 1.3 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.5 \mathrm{~V}^{(3)}\)} & \\
\hline DC60d & 0.25 & 1.3 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC60e & 4.2 & 27 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC60f & 3.6 & 9 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 \mathrm{~V}^{(4)}\)} & \\
\hline DC60g & 4.0 & 10 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC60h & 11.0 & 36 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC61 & 1.75 & 3 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 \mathrm{~V}^{(3)}\)} & \multirow{9}{*}{Watchdog Timer Current: \(\mathrm{IIWDT}^{(5)}\)} \\
\hline DC61a & 1.75 & 3 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC61b & 1.75 & 3 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC61c & 2.4 & 4 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.5 \mathrm{~V}^{(3)}\)} & \\
\hline DC61d & 2.4 & 4 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC61e & 2.4 & 4 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC61f & 2.8 & 5 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 \mathrm{~V}^{(4)}\)} & \\
\hline DC61g & 2.8 & 5 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC61h & 2.8 & 5 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC62 & 2.5 & 7 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.0 V^{(3)}\)} & \multirow{9}{*}{RTCC + Timer1 w/32 kHz Crystal: \(\Delta\) RTCC \(+\Delta I T I 32^{(5)}\)} \\
\hline DC62a & 2.5 & 7 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC62b & 3.0 & 7 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC62c & 2.8 & 7 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(2.5 \mathrm{~V}^{(3)}\)} & \\
\hline DC62d & 3.0 & 7 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC62e & 3.0 & 7 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC62f & 3.5 & 10 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{3}{*}{\(3.3 V^{(4)}\)} & \\
\hline DC62g & 3.5 & 10 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC62h & 4.0 & 10 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline
\end{tabular}

Note 1: Data in the Typical column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, VREGS bit is clear, and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.
3: On-chip voltage regulator disabled (ENVREG tied to Vss).
4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.
5: The \(\Delta\) current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

\section*{TABLE 28-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS}


Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: The leakage current on the \(\overline{M C L R}\) pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.
4: Refer to Table 1-4 for I/O pins buffer types.

TABLE 28-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Param No. & Sym & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline DO10 & Vol & Output Low Voltage I/O Ports OSC2/CLKO & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& 0.4 \\
& 0.4
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
\mathrm{IOL} & =8.5 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\
\mathrm{IOL} & =6.0 \mathrm{~mA}, \mathrm{VDD}=2.0 \mathrm{~V} \\
\mathrm{IOL} & =8.5 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\
\mathrm{IOL}=6.0 \mathrm{~mA}, \mathrm{VDD} & =2.0 \mathrm{~V}
\end{aligned}
\] \\
\hline DO20 & VOH & Output High Voltage I/O Ports
OSC2/CLKO & \[
\begin{gathered}
3.0 \\
2.4 \\
1.65 \\
1.4 \\
2.4 \\
1.4
\end{gathered}
\] & -
-
-
-
-
- & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\
& \mathrm{IOH}=-6.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\
& \mathrm{IOH}=-1.0 \mathrm{~mA}, \mathrm{VDD}=2.0 \mathrm{~V} \\
& \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=2.0 \mathrm{~V} \\
& \mathrm{IOH}=-6.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\
& \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=2.0 \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 28-9: DC CHARACTERISTICS: PROGRAM MEMORY
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Param No. & Sym & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline & & Program Flash Memory & & & & & \\
\hline D130 & Ep & Cell Endurance & 10000 & - & - & E/W & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline D131 & VPR & Vdd for Read & Vmin & - & 3.6 & V & VMIN \(=\) Minimum operating voltage \\
\hline D132B & Vpew & VDD for Self-Timed Write & 2.25 & - & 3.6 & V & VMIN \(=\) Minimum operating voltage \\
\hline D133A & Tiw & Self-Timed Write Cycle Time & - & 3 & - & ms & \\
\hline D133B & TIE & Self-Timed Page Erase Time & 40 & - & - & ms & \\
\hline D134 & TRETD & Characteristic Retention & 20 & - & - & Year & Provided no other specifications are violated \\
\hline D135 & IDDP & Supply Current during Programming & - & 7 & - & mA & \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
TABLE 28-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS
\begin{tabular}{|l|l|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Operating Conditions: \(-40^{\circ} \mathrm{C}<\mathrm{TA}<+85^{\circ} \mathrm{C}\) (unless otherwise stated) } \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & Characteristics & Min & Typ & Max & Units & Comments \\
\hline \hline & VRGOUT & Regulator Output Voltage & - & 2.5 & - & V & \\
\hline & CEFC & External Filter Capacitor Value & 4.7 & 10 & - & \(\mu \mathrm{F}\) & \begin{tabular}{l} 
Series resistance < 3 Ohm \\
recommended; < 5 Ohm \\
required.
\end{tabular} \\
\hline & & & & & & ( & \\
\hline & TVREG & & - & 50 & - & \(\mu \mathrm{s}\) & ENVREG tied to VDD \\
\hline & TPWRT & & - & 64 & - & ms & ENVREG tied to VSs \\
\hline
\end{tabular}

\subsection*{28.2 AC Characteristics and Timing Parameters}

The information contained in this section defines the PIC24FJ256GB110 family AC characteristics and timing parameters.
TABLE 28-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC
\begin{tabular}{|l|l|}
\hline \multirow{2}{*}{ AC CHARACTERISTICS } & \begin{tabular}{l} 
Standard Operating Conditions: 2.0 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
Operating voltage VDD range as described in Section 28.1 "DC Characteristics". \\
\hline
\end{tabular}\(.\)\begin{tabular}{l} 
Cher
\end{tabular} \\
\hline
\end{tabular}

FIGURE 28-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS


TABLE 28-12: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS
\begin{tabular}{|l|l|l|c|c|c|c|l|}
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & \multicolumn{1}{|c|}{ Characteristic } & Min & Typ \(^{(1)}\) & Max & Units & \multicolumn{1}{c|}{ Conditions } \\
\hline \hline DO50 & Cosc2 & OSCO/CLKO pin & - & - & 15 & pF & \begin{tabular}{l} 
In XT and HS modes when \\
external clock is used to drive
\end{tabular} \\
DO56 & CIO & All I/O pins and OSCO & - & - & 50 & pF & \begin{tabular}{l} 
OSCI. \\
EC mode. \\
DO58
\end{tabular} \\
CB & SCLx, SDAx & - & - & 400 & pF & \(\mathrm{In}^{2} \mathrm{C}^{\text {TM }}\) mode.
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

\section*{PIC24FJ256GB110 FAMILY}

FIGURE 28-3: EXTERNAL CLOCK TIMING


\section*{TABLE 28-13: EXTERNAL CLOCK TIMING REQUIREMENTS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.50 to \(\mathbf{3 . 6 \mathrm { V }}\) (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Param No. & Sym & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline \multirow[t]{2}{*}{OS10} & Fosc & External CLKI Frequency (External clocks allowed only in EC mode) & \[
\begin{gathered}
\mathrm{DC} \\
4
\end{gathered}
\] & - & \[
\begin{aligned}
& 32 \\
& 48
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{MHz} \\
& \mathrm{MHz}
\end{aligned}
\] & EC ECPLL \\
\hline & & Oscillator Frequency & \[
\begin{gathered}
3 \\
4 \\
10 \\
10 \\
31
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{gathered}
10 \\
8 \\
32 \\
32 \\
33
\end{gathered}
\] & \begin{tabular}{l}
MHz \\
MHz \\
MHz \\
MHz \\
kHz
\end{tabular} & \begin{tabular}{l}
XT \\
XTPLL \\
HS \\
HSPLL \\
SOSC
\end{tabular} \\
\hline OS20 & Tosc & Tosc \(=1 / \mathrm{Fosc}\) & - & - & - & - & See parameter OS10 for Fosc value \\
\hline OS25 & TcY & Instruction Cycle Time \({ }^{(2)}\) & 62.5 & - & DC & ns & \\
\hline OS30 & TosL, TosH & External Clock in (OSCI) High or Low Time & \(0.45 \times\) Tosc & - & - & ns & EC \\
\hline OS31 & TosR, TosF & External Clock in (OSCI) Rise or Fall Time & - & - & 20 & ns & EC \\
\hline OS40 & TckR & CLKO Rise Time \({ }^{(3)}\) & - & 6 & 10 & ns & \\
\hline OS41 & TckF & CLKO Fall Time \({ }^{(3)}\) & - & 6 & 10 & ns & \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TcY) and high for the Q3-Q4 period (1/2 TcY).

TABLE 28-14: PLL CLOCK TIMING SPECIFICATIONS (VDd = 2.0V TO 3.6V)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Param No. & Sym & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline OS50 & FPLLI & PLL Input Frequency Range \({ }^{(2)}\) & 4 & - & 32 & MHz & ECPLL, HSPLL, XTPLL modes \\
\hline OS51 & Fsys & PLL Output Frequency Range & 95.76 & - & 96.24 & MHz & \\
\hline OS52 & TLock & PLL Start-up Time (Lock Time) & - & - & 200 & \(\mu \mathrm{s}\) & \\
\hline OS53 & DcLK & CLKO Stability (Jitter) & -0.25 & - & 0.25 & \% & \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 28-15: AC CHARACTERISTICS: INTERNAL RC ACCURACY
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{6}{|l|}{Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Param No. & Characteristic & Min & Typ & Max & Units & Cond & ns \\
\hline \multirow{3}{*}{F20} & \multicolumn{7}{|l|}{Internal FRC Accuracy @ \(8 \mathbf{~ M H z}{ }^{(1)}\)} \\
\hline & \multirow[t]{2}{*}{FRC} & -2 & - & 2 & \% & \(+25^{\circ} \mathrm{C}\) & \(3.0 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V}\) \\
\hline & & -5 & - & 5 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) & \(3.0 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V}\) \\
\hline
\end{tabular}

Note 1: Frequency calibrated at \(25^{\circ} \mathrm{C}\) and 3.3 V . OSCTUN bits can be used to compensate for temperature drift.
TABLE 28-16: INTERNAL RC ACCURACY
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{6}{|l|}{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial} \\
\hline Param No. & Characteristic & Min & Typ & Max & Units & Cond & ons \\
\hline & \multicolumn{7}{|l|}{LPRC @ 31 kHz \({ }^{(1)}\)} \\
\hline F21 & & -20 & - & 20 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) & \(3.0 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V}\) \\
\hline
\end{tabular}

Note 1: Change of LPRC frequency as VDD changes.

\section*{PIC24FJ256GB110 FAMILY}

FIGURE 28-4: CLKO AND I/O TIMING CHARACTERISTICS


Note: Refer to Figure 28-2 for load conditions.

TABLE 28-17: CLKO AND I/O TIMING REQUIREMENTS
\begin{tabular}{|l|l|l|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ AC CHARACTERISTICS } & \multicolumn{4}{|c|}{\begin{tabular}{c} 
Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) \\
Operating temperature \\
\hline \multicolumn{2}{|c|}{\(40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial }
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Sym & \multicolumn{1}{|c|}{ Characteristic } & Min & Typ \(^{(1)}\) & Max & Units & Conditions \\
\hline \hline DO31 & TIOR & Port Output Rise Time & - & 10 & 25 & ns & \\
\hline DO32 & TIOF & Port Output Fall Time & - & 10 & 25 & ns & \\
\hline DI35 & TINP & \begin{tabular}{l} 
INTx pin High or Low \\
Time (output)
\end{tabular} & 20 & - & - & ns & \\
\hline DI40 & TRBP & \begin{tabular}{l} 
CNx High or Low Time \\
(input)
\end{tabular} & 2 & - & - & TCY & \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.

TABLE 28-18: ADC MODULE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\)
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Device Supply} \\
\hline AD01 & AVDD & Module VDD Supply & Greater of
\[
\text { VDD }-0.3
\]
\[
\text { or } 2.0
\] & - & Lesser of VDD +0.3 or 3.6 & V & \\
\hline AD02 & AVss & Module Vss Supply & Vss - 0.3 & - & Vss + 0.3 & V & \\
\hline \multicolumn{8}{|c|}{Reference Inputs} \\
\hline AD05 & VREFH & Reference Voltage High & AVss + 1.7 & - & AVDD & V & \\
\hline AD06 & VREFL & Reference Voltage Low & AVss & - & AVDD - 1.7 & V & \\
\hline AD07 & VREF & Absolute Reference Voltage & AVss - 0.3 & - & AVDD + 0.3 & V & \\
\hline \multicolumn{8}{|c|}{Analog Input} \\
\hline AD10 & VINH-VINL & Full-Scale Input Span & VRefL & - & VREFH & V & (Note 2) \\
\hline AD11 & VIN & Absolute Input Voltage & AVss - 0.3 & - & AVDD + 0.3 & V & - \\
\hline AD12 & VINL & Absolute VINL Input Voltage & AVss - 0.3 & & AVDD/2 & V & \\
\hline AD13 & - & Leakage Current & - & \[
\begin{gathered}
\pm 0.00 \\
1
\end{gathered}
\] & \(\pm 0.610\) & \(\mu \mathrm{A}\) & \[
\begin{aligned}
& \hline \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \text { AVDD }=\mathrm{VREFH}=3 \mathrm{~V}, \\
& \text { Source Impedance }=2.5 \mathrm{k} \Omega
\end{aligned}
\] \\
\hline AD17 & RIN & Recommended Impedance of Analog Voltage Source & - & - & 2.5 K & \(\Omega\) & 10-bit \\
\hline \multicolumn{8}{|c|}{ADC Accuracy} \\
\hline AD20b & Nr & Resolution & - & 10 & - & bits & \\
\hline AD21b & INL & Integral Nonlinearity & - & \(\pm 1\) & \(< \pm 2\) & LSb & \[
\begin{aligned}
& \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \text { AVDD }=\mathrm{VREFH}=3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD22b & DNL & Differential Nonlinearity & - & \(\pm 0.5\) & < \(\pm 1\) & LSb & \[
\begin{aligned}
& \text { VINL }=A V S S=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\mathrm{VREFH}=3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD23b & GERR & Gain Error & - & \(\pm 1\) & \(\pm 3\) & LSb & \[
\begin{aligned}
& \text { VINL }=A V S S=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD24b & EOFF & Offset Error & - & \(\pm 1\) & \(\pm 2\) & LSb & \[
\begin{aligned}
& \text { VINL }=A V S S=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\mathrm{VREFH}=3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD25b & - & Monotonicity \({ }^{(1)}\) & - & - & - & - & Guaranteed \\
\hline
\end{tabular}

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.
2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

\section*{PIC24FJ256GB110 FAMILY}

TABLE 28-19: ADC CONVERSION TIMING REQUIREMENTS \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.0 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\)
\end{tabular}} \\
\hline \[
\begin{aligned}
& \text { Param } \\
& \text { No. }
\end{aligned}
\] & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Clock Parameters} \\
\hline AD50 & TAD & ADC Clock Period & 75 & - & - & ns & Tcy \(=75 \mathrm{~ns}\), AD1CON3 in default state \\
\hline AD51 & tRC & ADC Internal RC Oscillator Period & - & 250 & - & ns & \\
\hline \multicolumn{8}{|c|}{Conversion Rate} \\
\hline AD55 & tconv & Conversion Time & - & 12 & - & TAD & \\
\hline AD56 & FCNV & Throughput Rate & - & - & 500 & ksps & AVDD \(>2.7 \mathrm{~V}\) \\
\hline AD57 & tSAMP & Sample Time & - & 1 & - & TAD & \\
\hline \multicolumn{8}{|c|}{Clock Parameters} \\
\hline AD61 & tpss & Sample Start Delay from setting Sample bit (SAMP) & 2 & - & 3 & TAD & \\
\hline
\end{tabular}

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

\subsection*{29.0 PACKAGING INFORMATION}

\subsection*{29.1 Package Marking Information}

64-Lead TQFP ( \(10 \times 10 \times 1 \mathrm{~mm}\) )


80-Lead TQFP ( \(12 \times 12 \times 1 \mathrm{~mm}\) )


100-Lead TQFP ( \(12 \times 12 \times 1 \mathrm{~mm}\) )


100-Lead TQFP ( \(14 \times 14 \times 1 \mathrm{~mm}\) )


Example


Example


Example


Example


Legend: \(X X \ldots\) Customer-specific information
\(Y \quad\) Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
e3 Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb -free. The Pb -free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

\section*{PIC24FJ256GB110 FAMILY}

\subsection*{29.2 Package Details}

The following sections give the technical details of the packages.

\section*{64-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Leads & N & \multicolumn{3}{|c|}{64} \\
\hline Lead Pitch & e & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Overall Height & A & - & - & 1.20 \\
\hline Molded Package Thickness & A2 & 0.95 & 1.00 & 1.05 \\
\hline Standoff & A1 & 0.05 & - & 0.15 \\
\hline Foot Length & L & 0.45 & 0.60 & 0.75 \\
\hline Footprint & L1 & \multicolumn{3}{|c|}{1.00 REF} \\
\hline Foot Angle & \(\phi\) & \(0^{\circ}\) & \(3.5^{\circ}\) & \(7^{\circ}\) \\
\hline Overall Width & E & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Overall Length & D & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Molded Package Width & E1 & \multicolumn{3}{|c|}{10.00 BSC} \\
\hline Molded Package Length & D1 & \multicolumn{3}{|c|}{10.00 BSC} \\
\hline Lead Thickness & c & 0.09 & - & 0.20 \\
\hline Lead Width & b & 0.17 & 0.22 & 0.27 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline
\end{tabular}

\section*{Notes:}

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-085B

\section*{64-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|l|c|c|c|c|}
\hline & Units & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{7}{|c|}{ Dimension Limits } & \multicolumn{2}{|c|}{ MIN } & NOM & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Contact Pad Spacing & C1 & & 11.40 & \\
\hline Contact Pad Spacing & C2 & & 11.40 & \\
\hline Contact Pad Width (X64) & X1 & & & 0.30 \\
\hline Contact Pad Length (X64) & Y1 & & & 1.50 \\
\hline Distance Between Pads & G & 0.20 & & \\
\hline
\end{tabular}

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2085A

\section*{PIC24FJ256GB110 FAMILY}

\section*{80-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Leads & N & \multicolumn{3}{|c|}{80} \\
\hline Lead Pitch & e & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Overall Height & A & - & - & 1.20 \\
\hline Molded Package Thickness & A2 & 0.95 & 1.00 & 1.05 \\
\hline Standoff & A1 & 0.05 & - & 0.15 \\
\hline Foot Length & L & 0.45 & 0.60 & 0.75 \\
\hline Footprint & L1 & \multicolumn{3}{|c|}{1.00 REF} \\
\hline Foot Angle & \(\phi\) & \(0^{\circ}\) & \(3.5^{\circ}\) & \(7^{\circ}\) \\
\hline Overall Width & E & \multicolumn{3}{|c|}{14.00 BSC} \\
\hline Overall Length & D & \multicolumn{3}{|c|}{14.00 BSC} \\
\hline Molded Package Width & E1 & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Molded Package Length & D1 & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Lead Thickness & c & 0.09 & - & 0.20 \\
\hline Lead Width & b & 0.17 & 0.22 & 0.27 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-092B

\section*{80-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{7}{|c|}{ Units } & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & MIN & NOM & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Contact Pad Spacing & C1 & & 13.40 & \\
\hline Contact Pad Spacing & C2 & & 13.40 & \\
\hline Contact Pad Width (X80) & X1 & & & 0.30 \\
\hline Contact Pad Length (X80) & Y1 & & & 1.50 \\
\hline Distance Between Pads & G & 0.20 & & \\
\hline
\end{tabular}

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2092A

\section*{PIC24FJ256GB110 FAMILY}

\section*{100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Leads & N & \multicolumn{3}{|c|}{100} \\
\hline Lead Pitch & e & \multicolumn{3}{|c|}{0.40 BSC} \\
\hline Overall Height & A & - & - & 1.20 \\
\hline Molded Package Thickness & A2 & 0.95 & 1.00 & 1.05 \\
\hline Standoff & A1 & 0.05 & - & 0.15 \\
\hline Foot Length & L & 0.45 & 0.60 & 0.75 \\
\hline Footprint & L1 & \multicolumn{3}{|c|}{1.00 REF} \\
\hline Foot Angle & \(\phi\) & \(0^{\circ}\) & \(3.5{ }^{\circ}\) & \(7^{\circ}\) \\
\hline Overall Width & E & \multicolumn{3}{|c|}{14.00 BSC} \\
\hline Overall Length & D & \multicolumn{3}{|c|}{14.00 BSC} \\
\hline Molded Package Width & E1 & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Molded Package Length & D1 & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Lead Thickness & c & 0.09 & - & 0.20 \\
\hline Lead Width & b & 0.13 & 0.18 & 0.23 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-100B

\section*{100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2100A

\section*{PIC24FJ256GB110 FAMILY}

\section*{100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Leads & N & \multicolumn{3}{|c|}{100} \\
\hline Lead Pitch & e & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Overall Height & A & - & - & 1.20 \\
\hline Molded Package Thickness & A2 & 0.95 & 1.00 & 1.05 \\
\hline Standoff & A1 & 0.05 & - & 0.15 \\
\hline Foot Length & L & 0.45 & 0.60 & 0.75 \\
\hline Footprint & L1 & \multicolumn{3}{|c|}{1.00 REF} \\
\hline Foot Angle & \(\phi\) & \(0^{\circ}\) & \(3.5{ }^{\circ}\) & \(7^{\circ}\) \\
\hline Overall Width & E & \multicolumn{3}{|c|}{16.00 BSC} \\
\hline Overall Length & D & \multicolumn{3}{|c|}{16.00 BSC} \\
\hline Molded Package Width & E1 & \multicolumn{3}{|c|}{14.00 BSC} \\
\hline Molded Package Length & D1 & \multicolumn{3}{|c|}{14.00 BSC} \\
\hline Lead Thickness & C & 0.09 & - & 0.20 \\
\hline Lead Width & b & 0.17 & 0.22 & 0.27 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) - 14×14×1 mm Body, 2.00 mm [TQFP]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|l|c|c|c|c|}
\hline & Units & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & MIN & NOM & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Contact Pad Spacing & C 1 & & 15.40 & \\
\hline Contact Pad Spacing & C 2 & & 15.40 & \\
\hline Contact Pad Width (X100) & X1 & & & 0.30 \\
\hline Contact Pad Length (X100) & Y1 & & & 1.50 \\
\hline Distance Between Pads & G & 0.20 & & \\
\hline
\end{tabular}

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2110A

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\section*{APPENDIX A: REVISION HISTORY}

\section*{Revision A (October 2007)}

Original data sheet for the PIC24FJ256GB110 family of devices.

Revision B (March 2008)
Changes to Section 28.0 "Electrical Characteristics" and minor edits to text throughout document.

\section*{PIC24FJ256GB110 FAMILY}

NOTES:

\section*{INDEX}
AA/D Converter
Analog Input Model ..... 257
Transfer Function. ..... 258
AC Characteristics
ADC Conversion Timing ..... 306
CLKO and I/O Timing ..... 304
AC Characteristics
Internal RC Accuracy ..... 303
Alternate Interrupt Vector Table (AIVT) ..... 67
Assembler
MPASM Assembler ..... 282
B
Block Diagram
CRC Shifter Details ..... 245
Block Diagrams
10-Bit High-Speed A/D Converter. ..... 250
16-Bit Asynchronous Timer3 and Timer5 ..... 151
16-Bit Synchronous Timer2 and Timer4 ..... 151
16-Bit Timer1 Module ..... 147
32-Bit Timer2/3 and Timer4/5 ..... 150
Accessing Program Space Using Table Operations ..... 53
Addressable PMP Example ..... 232
Addressing for Table Registers. ..... 55
BDT Mapping for Endpoint Buffering Modes ..... 197
CALL Stack Frame ..... 51
Comparator Voltage Reference ..... 263
CPU Programmer's Model ..... 27
CRC Generator Configured for Polynomial. ..... 246
CTMU Connections and Internal Configuration for Capacitance Measurement ..... 265
CTMU Typical Connections and Internal Configuration for Pulse Delay Generation ..... 266
CTMU Typical Connections and Internal Configuration for Time Measurement ..... 266
Data Access From Program Space Address Generation ..... 52
\({ }^{2}\) C Module ..... 180
Individual Comparator Configuration ..... 260
Input Capture ..... 155
LCD Control ..... 234
Legacy PMP Example. ..... 232
On-Chip Regulator Connections ..... 275
Output Compare (16-Bit Mode) ..... 160
Output Compare (Double-Buffered 16-Bit PWM Mode) ..... 162
PCI24FJ256GB110 Family (General) ..... 14
PIC24F CPU Core ..... 26
PMP 8-Bit Multiplexed Address and Data Application ..... 234
PMP EEPROM (8-Bit Data) ..... 234
PMP Master Mode, Demultiplexed Addressing ..... 232
PMP Master Mode, Fully Multiplexed Addressing ..... 233
PMP Master Mode, Partially Multiplexed Addressing ..... 233
PMP Module Overview ..... 225
PMP Multiplexed Addressing ..... 233
PMP Parallel EEPROM (16-Bit Data) ..... 234
PMP Partially Multiplexed Addressing ..... 233
PSV Operation ..... 54
Reset System ..... 61
RTCC ..... 235
Shared I/O Port Structure ..... 121
SPI Master, Frame Master Connection ..... 177
SPI Master, Frame Slave Connection ..... 177
SPI Master/Slave Connection
(Enhanced Buffer Modes) ..... 176
SPI Master/Slave Connection (Standard Mode) ..... 176
SPI Slave, Frame Master Connection ..... 177
SPI Slave, Frame Slave Connection ..... 177
SPIx Module (Enhanced Mode) ..... 171
SPIx Module (Standard Mode) ..... 170
System Clock Diagram ..... 109
Triple Comparator Module . ..... 259
UART (Simplified) ..... 187
USB OTG Interrupt Funnel. ..... 201
USB OTG Module ..... 196
USB PLL ..... 116
USB Voltage Generation and Connections ..... 200
Watchdog Timer (WDT) ..... 277
cC Compilers
MPLAB C18 ..... 282
MPLAB C30 ..... 282
Charge Time Measurement Unit. See CTMU
Code Examples
Basic Clock Switching Example ..... 115
Configuring UART1 Input and Output Functions (PPS) ..... 127
Erasing a Program Memory Block. ..... 58
I/O Port Read/Write ..... 122
Initiating a Programming Sequence ..... 59
Loading the Write Buffers ..... 59
Single-Word Flash Programming ..... 60
Code Protection. ..... 277
Code Segment Protection ..... 277
Configuration Options ..... 278
Configuration Protection ..... 278
Configuration Bits ..... 269
Core Features. .....  9
CPU
Arithmetic Logic Unit (ALU) ..... 29
Control Registers ..... 28
Core Registers ..... 27
Programmer's Model ..... 25
CRC
Setup Example ..... 245
User Interface ..... 246
CTMU
Measuring Capacitance ..... 265
Measuring Time ..... 266
Pulse Delay and Generation. ..... 266
Customer Change Notification Service ..... 323
Customer Notification Service ..... 323
Customer Support ..... 323

\section*{PIC24FJ256GB110 FAMILY}
D
Data Memory
Address Space ..... 33
Memory Map ..... 33
Near Data Space ..... 34
SFR Space ..... 34
Software Stack ..... 51
Space Organization ..... 34
DC Characteristics
I/O Pin Input Specifications ..... 299
I/O Pin Output Specifications ..... 300
Program Memory ..... 300
Development Support ..... 281
Device Features (Summary)
100-Pin ..... 13
64-Pin ..... 11
80-Pin ..... 12
Doze Mode ..... 120
EElectrical Characteristics
A/D Specifications ..... 305
Absolute Maximum Ratings ..... 293
Current Specifications ..... 296-298
External Clock ..... 302
Load Conditions and Requirements for Specifications ..... 301
PLL Clock Specifications ..... 303
Thermal Conditions ..... 294
V/F Graph ..... 294
Voltage Regulator Specifications ..... 300
Voltage Specifications ..... 295
Electrical Characteristics
Internal RC Accuracy ..... 303
ENVREG Pin ..... 275Equations
A/D Conversion Clock Period ..... 257
Baud Rate Reload Calculation ..... 181
Calculating the PWM Period ..... 163
Calculation for Maximum PWM Resolution ..... 163
Relationship Between Device and SPI Clock Speed ..... 178
RTCC Calibration ..... 243
UART Baud Rate with BRGH = 0 ..... 188
Errata ..... 7
F
Flash Configuration Words ..... 32, 269-273
Flash Program Memory ..... 55
and Table Instructions ..... 55
Enhanced ICSP Operation ..... 56
JTAG Operation ..... 56
Programming Algorithm ..... 58
RTSP Operation ..... 56
Single-Word Programming ..... 60
II/O Ports
Analog Port Pins Configuration ..... 122
nput Change Notification ..... 122
Open-Drain Configuration ..... 122
Parallel (PIO) ..... 121
Peripheral Pin Select ..... 123
Pull-ups and Pull-downs ..... 122
\(I^{2} C\)
Clock Rates ..... 181
Reserved Addresses ..... 181
Setting Baud Rate as Bus Master ..... 181
Slave Address Masking ..... 181
Idle Mode ..... 120
Input Capture
32-Bit Mode ..... 156
Synchronous and Trigger Modes ..... 155
Input Capture with Dedicated Timers ..... 155
Instruction Set
Overview ..... 287
Summary ..... 285
Instruction-Based Power-Saving Modes ..... 119, 120
Inter-Integrated Circuit. See \(I^{2} \mathrm{C}\) ..... 179
Internet Address ..... 323
Interrupt Vector Table (IVT) ..... 67
Interrupts
and Reset Sequence ..... 67
Control and Status Registers ..... 70
Implemented Vectors ..... 69
Setup and Service Procedures ..... 108
Trap Vectors ..... 68
Vector Table ..... 68
IrDA Support ..... 189
J
JTAG Interface ..... 279
M
Microchip Internet Web Site ..... 323
MPLAB ASM30 Assembler, Linker, Librarian ..... 282
MPLAB ICD 2 In-Circuit Debugger ..... 28
MPLAB ICE 2000 High-Performance
Universal In-Circuit Emulator ..... 283
MPLAB Integrated Development
Environment Software ..... 281
MPLAB PM3 Device Programmer ..... 283
MPLAB REAL ICE In-Circuit Emulator System ..... 283
MPLINK Object Linker/MPLIB Object Librarian ..... 282
N
Near Data Space ..... 34
0
Oscillator Configuration
Clock Selection ..... 110
Clock Switching ..... 114
Sequence ..... 115
Initial Configuration on POR ..... 110
USB Operation ..... 116
Special Considerations ..... 117
Output Compare
32-Bit Mode ..... 159
Synchronous and Trigger Modes ..... 159
Output Compare with Dedicated Timers ..... 159
P
Packaging ..... 307
Details ..... 308
Marking ..... 307
Parallel Master Port. See PMP ..... 225
Peripheral Enable bits ..... 120
Peripheral Module Disable bits ..... 120
Peripheral Pin Select (PPS) ..... 123
Available Peripherals and Pins ..... 123
Configuration Control ..... 126
Considerations for Use ..... 127
Input Mapping ..... 124
Mapping Exceptions. ..... 126
Output Mapping ..... 125
Peripheral Priority ..... 123
Registers ..... 128-146
PICSTART Plus Development Programmer ..... 284
Pinout Descriptions ..... 15-23
POR
and On-Chip Voltage Regulator ..... 275
Power-Saving
Clock Frequency and Clock Switching ..... 119
Power-Saving Features ..... 119
Power-up Requirements ..... 276
Product Identification System ..... 325
Program Memory
Access Using Table Instructions ..... 53
Address Construction ..... 51
Address Space ..... 31
Flash Configuration Words ..... 32
Memory Maps ..... 31
Organization ..... 32
Program Space Visibility ..... 54
Program Space Visibility (PSV) ..... 54
Pulse-Width Modulation (PWM) Mode ..... 162
Pulse-Width Modulation. See PWM
PWM
Duty Cycle and Period ..... 163
R
Reader Response ..... 324
Reference Clock Output ..... 117
Register Maps
A/D Converter ..... 45
Comparators ..... 48
CPU Core ..... 35
CRC ..... 48
CTMU ..... 45
\(\mathrm{I}^{2} \mathrm{C}\). ..... 41
ICN ..... 36
Input Capture ..... 39
Interrupt Controller ..... 37
NVM ..... 50
Output Compare ..... 40
Pad Configuration ..... 44
Parallel Master/Slave Port ..... 47
Peripheral Pin Select ..... 49
PMD ..... 50
PORTA. ..... 43
PORTB. ..... 43
PORTC ..... 43
PORTD ..... 43
PORTE ..... 44
PORTF ..... 44
PORTG ..... 44
RTCC ..... 48
SPI. ..... 42
System ..... 50
Timers ..... 38
UART ..... 42
USB OTG ..... 46
Registers
AD1CHS0 (A/D Input Select) ..... 254
AD1CON1 (A/D Control 1). ..... 251
AD1CON2 (A/D Control 2). ..... 252
AD1CON3 (A/D Control 3). ..... 253
AD1CSSH (A/D Input Scan Select, High) ..... 256
AD1CSSL (A/D Input Scan Select, Low) ..... 256
AD1PCFGH (A/D Port Configuration, High) ..... 255
AD1PCFGL (A/D Port Configuration, Low). ..... 255
ALCFGRPT (Alarm Configuration) ..... 239
ALMINSEC (Alarm Minutes and Seconds Value) ..... 243
ALMTHDY (Alarm Month and Day Value) ..... 242
ALWDHR (Alarm Weekday and Hours Value) ..... 242
BDnSTAT Prototype (Buffer Descriptor \(n\) Status, CPU Mode) ..... 199
BDnSTAT Prototype (Buffer
Descriptor \(n\) Status, USB Mode) ..... 198
CLKDIV (Clock Divider) ..... 113
CMSTAT (Comparator Status) ..... 262
CMxCON (Comparator x Control) ..... 261
CORCON (CPU Control) ..... 29
CORCON (CPU Core Control). ..... 71
CRCCON (CRC Control) ..... 247
CRCXOR (CRC XOR Polynomial) ..... 248
CTMUCON (CTMU Control) ..... 267
CTMUICON (CTMU Current Control) ..... 268
CVRCON (Comparator Voltage Reference Control) ..... 264
CW1 (Flash Configuration Word 1) ..... 270
CW2 (Flash Configuration Word 2) ..... 272
CW3 (Flash Configuration Word 3) ..... 273
DEVID (Device ID) ..... 274
DEVREV (Device Revision). ..... 274
I2CxCON (I2Cx Control) ..... 182
I2CxMSK (I2C Slave Mode Address Mask). ..... 186
I2CxSTAT (I2Cx Status) ..... 184
ICxCON1 (Input Capture x Control 1) ..... 157
ICxCON2 (Input Capture x Control 2) ..... 158
IECn (Interrupt Enable Control 0-5) ..... 80-86
IFSn (Interrupt Flag Status 0-5) ..... 74-79
INTCON1 (Interrupt Control 1) ..... 72
INTCON2 (Interrupt Control 2) ..... 73
IPCn (Interrupt Priority Control 0-23) ..... 7-107
MINSEC (RTCC Minutes and Seconds Value) ..... 241
MTHDY (RTCC Month and Day Value) ..... 240
NVMCON (Flash Memory Control) ..... 57
OCxCON1 (Output Compare x Control 1) ..... 165
OCxCON2 (Output Compare x Control 2) ..... 166
OSCCON (Oscillator Control). ..... 111
OSCTUN (FRC Oscillator Tune) ..... 114
PADCFG1 (Pad Configuration Control) ..... 231
PADCFG1 (Pad Configuration) ..... 238
PMADDR (PMP Address) ..... 229
PMAEN (PMP Enable) ..... 229
PMMODE (Parallel Port Mode) ..... 228
PMPCON (PMP Control) ..... 226
PMSTAT (PMP Status). ..... 230
RCFGCAL (RTCC Calibration and Configuration) ..... 237
RCON (Reset Control) ..... 62
REFOCON (Reference Oscillator Control) ..... 118
RPINRn (PPS Input Mapping 0-29). ..... 128-138
RPORn (PPS Output Mapping 0-15) ..... 138-146

\section*{PIC24FJ256GB110 FAMILY}
SPIxCON1 (SPIx Control 1) ..... 174
SPIxCON2 (SPlx Control 2) ..... 175
SPIxSTAT (SPIx Status) ..... 172
SR (ALU STATUS) ..... 28, 71
T1CON (Timer1 Control) ..... 148
TxCON (Timer2 and Timer4 Control) ..... 152
TyCON (Timer3 and Timer5 Control) ..... 153
U1ADDR (USB Address) ..... 212
U1CNFG1 (USB Configuration 1) ..... 213
U1CNFG2 (USB Configuration 2) ..... 214
U1CON (USB Control, Device Mode) ..... 210
U1CON (USB Control, Host Mode) ..... 211
U1EIE (USB Error Interrupt Enable) ..... 221
U1EIR (USB Error Interrupt Status) ..... 220
U1EPn (USB Endpoint n Control) ..... 222
U1IE (USB Interrupt Enable) ..... 219
U1IR (USB Interrupt Status, Device Mode) ..... 217
U1IR (USB Interrupt Status, Host Mode). ..... 218
U1OTGCON (USB OTG Control) ..... 207
U1OTGIE (USB OTG Interrupt Enable) ..... 216
U1OTGIR (USB OTG Interrupt Status) ..... 215
U1OTGSTAT (USB OTG Status) ..... 206
U1PWMCON USB (Vbus PWM
Generator Control) ..... 223
U1PWRC (USB Power Control) ..... 208
U1SOF (USB OTG Start-Of-Token Threshold) ..... 213
U1STAT (USB Status) ..... 209
U1TOK (USB Token) ..... 212
UxMODE (UARTx Mode) ..... 190
UxSTA (UARTx Status and Control) ..... 192
WKDYHR (RTCC Weekday and Hours Value) ..... 241
YEAR (RTCC Year Value) ..... 240
Resets
BOR (Brown-out Reset) ..... 61
Clock Source Selection ..... 63
CM (Configuration Mismatch Reset) ..... 61
Delay Times ..... 64
Device Times ..... 63
OPUWR (Illegal Opcode Reset) ..... 61
MCLR (Pin Reset) ..... 61
POR (Power-on Reset) ..... 61
RCON Flags Operation ..... 63
SFR States ..... 65
SWR (RESET Instruction) ..... 61
TRAPR (Trap Conflict Reset) ..... 61
UWR (Uninitialized W Register Reset) ..... 61
WDT (Watchdog Timer Reset) ..... 61
Revision History ..... 317
RTCC
Alarm Configuration ..... 244
Calibration ..... 243
Register Mapping ..... 236
S
Selective Peripheral Power Control ..... 120
Serial Peripheral Interface. See SPI.
SFR Space ..... 34
Sleep Mode ..... 119
Software Simulator (MPLAB SIM) ..... 282
Software Stack. ..... 51
Special Features ..... 10
SPI
T
Timer1 ..... 147
Timer2/3 and Timer4/5 ..... 149
Timing Diagrams CLKO and I/O Timing ..... 304
External Clock. ..... 302
U
UART ..... 187
Baud Rate Generator (BRG) ..... 188
Operation of UxCTS and UxRTS Pins ..... 189
Receiving ..... 189
Transmitting
8-Bit Data Mode. ..... 189
9-Bit Data Mode. ..... 189
Break and Sync Sequence ..... 189
Universal Asynchronous Receiver Transmitter. See UART.Universal Serial Bus. See USB OTG.
USB On-The-Go (OTG) ..... 10
USB OTG
Buffer Descriptors and BDT ..... 197
Device Mode Operation ..... 202
DMA Interface ..... 198
Host Mode Operation. ..... 202
Interrupts ..... 201
OTG Operation ..... 204
Registers ..... 205-223
Vbus Voltage Generation ..... 200
V
Vddcore/Vcap Pin ..... 275
Voltage Regulator (On-Chip) ..... 275
and BOR. ..... 276
Standby Mode ..... 276
Tracking Mode ..... 275
W
Watchdog Timer (WDT) ..... 276
Control Register ..... 277
Windowed Operation ..... 277
WWW Address ..... 323
WWW, On-Line Support ..... 7

\section*{THE MICROCHIP WEB SITE}

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:
- Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support - Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

\section*{CUSTOMER CHANGE NOTIFICATION SERVICE}

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

\section*{CUSTOMER SUPPORT}

Users of Microchip products can receive assistance through several channels:
- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

\section*{PIC24FJ256GB110 FAMILY}

\section*{READER RESPONSE}

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.

2. How does this document meet your hardware and software development needs?
\(\qquad\)
3. Do you find the organization of this document easy to follow? If not, why?
\(\qquad\)
4. What additions to the document do you think would enhance the structure and subject?
\(\qquad\)
5. What deletions from the document could be made without affecting the overall usefulness?
\(\qquad\)
6. Is there any incorrect or misleading information (what and where)?
\(\qquad\)
7. How would you improve this document?
\(\qquad\)
\(\qquad\)

\section*{PRODUCT IDENTIFICATION SYSTEM}

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


\section*{Worldwide Sales and Service}
\begin{tabular}{|c|c|c|c|}
\hline AMERICAS & ASIA/PACIFIC & ASIA/PACIFIC & EUROPE \\
\hline \multirow[t]{8}{*}{\begin{tabular}{l}
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 \\
Tel: 480-792-7200 \\
Fax: 480-792-7277 \\
Technical Support: http://support.microchip.com Web Address: www.microchip.com
\end{tabular}} & Asia Pacific Office & India - Bangalore & Austria - Wels \\
\hline & Suites 3707-14, 37th Floor & Tel: 91-80-4182-8400 & Tel: 43-7242-2244-39 \\
\hline & Tower 6, The Gateway & Fax: 91-80-4182-8422 & Fax: 43-7242-2244-393 \\
\hline & Harbour City, Kowloon & India - New Delhi & Denmark - Copenhagen \\
\hline & Hong Kong & Tel: 91-11-4160-8631 & Tel: 45-4450-2828 \\
\hline & Tel: 852-2401-1200 & Fax: 91-11-4160-8632 & Fax: 45-4485-2829 \\
\hline & Fax: 852-2401-3431 & India - Pune & France - Paris \\
\hline & \begin{tabular}{l}
Australia - Sydney \\
Tel: 61-2-9868-6733
\end{tabular} & \begin{tabular}{l}
Tel: 91-20-2566-1512 \\
Fax: 91-20-2566-1513
\end{tabular} & \[
\begin{aligned}
& \text { Tel: } 33-1-69-53-63-20 \\
& \text { Fax: } 33-1-69-30-90-79
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Atlanta \\
Duluth, GA \\
Tel: 678-957-9614 \\
Fax: 678-957-1455
\end{tabular}} & Fax: 61-2-9868-6755 & Japan - Yokohama & Germany - Munich \\
\hline & China - Beijing & Tel: 81-45-471-6166 & Tel: 49-89-627-144-0
Fax: 49-89-627-144-4 \\
\hline & Tel: \(86-10-8528-2100\)
Fax: 86-10-8528-2104 & Fax: 81-45-471-6122 & \\
\hline \begin{tabular}{l}
Boston \\
Westborough, MA \\
Tel: 774-760-0087 \\
Fax: 774-760-0088
\end{tabular} & \begin{tabular}{l}
China - Chengdu \\
Tel: 86-28-8665-5511 \\
Fax: 86-28-8665-7889
\end{tabular} & \begin{tabular}{l}
Korea - Daegu \\
Tel: 82-53-744-4301 \\
Fax: 82-53-744-4302
\end{tabular} & \begin{tabular}{l}
Tel: 39-0331-742611 \\
Fax: 39-0331-466781 \\
Netherlands - Drunen
\end{tabular} \\
\hline Chicago Itasca, IL & \begin{tabular}{l}
China - Hong Kong SAR \\
Tel: 852-2401-1200
\end{tabular} & \begin{tabular}{l}
Tel: 82-2-554-7200 \\
Fax: 82-2-558-5932 or
\end{tabular} & \begin{tabular}{l}
Tel: 31-416-690399 \\
Fax: 31-416-690340
\end{tabular} \\
\hline Tel: 630-285-0071 & Fax: 852-2401-3431 & 82-2-558-5934 & Spain - Madrid \\
\hline Fax: 630-285-0075
Dallas & \begin{tabular}{l}
China - Nanjing \\
Tel: 86-25-8473-2460
\end{tabular} & Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 & \\
\hline Addison, TX & Fax: 86-25-8473-2470 & Fax: 60-3-6201-9859 & UK - Wokingham \\
\hline \begin{tabular}{l}
Tel: 972-818-7423 \\
Fax: 972-818-2924
\end{tabular} & \begin{tabular}{l}
China - Qingdao \\
Tel: 86-532-8502-7355
\end{tabular} & \begin{tabular}{l}
Malaysia - Penang \\
Tel: 60-4-227-8870
\end{tabular} & \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Detroit \\
Farmington Hills, MI \\
Tel: 248-538-2250 \\
Fax: 248-538-2260
\end{tabular}} & Fax: 86-532-8502-7205 & Fax: 60-4-227-4068 & \\
\hline & \begin{tabular}{l}
China - Shanghai \\
Tel: 86-21-5407-5533 \\
Fax: 86-21-5407-5066
\end{tabular} & \begin{tabular}{l}
Philippines - Manila \\
Tel: 63-2-634-9065 \\
Fax: 63-2-634-9069
\end{tabular} & \\
\hline \begin{tabular}{l}
Kokomo \\
Kokomo, IN \\
Tel: 765-864-8360 \\
Fax: 765-864-8387
\end{tabular} & \begin{tabular}{l}
China - Shenyang \\
Tel: 86-24-2334-2829 \\
Fax: 86-24-2334-2393
\end{tabular} & \begin{tabular}{l}
Singapore \\
Tel: 65-6334-8870 \\
Fax: 65-6334-8850
\end{tabular} & \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Los Angeles \\
Mission Viejo, CA \\
Tel: 949-462-9523 \\
Fax: 949-462-9608
\end{tabular}} & \begin{tabular}{l}
China - Shenzhen \\
Tel: 86-755-8203-2660 \\
Fax: 86-755-8203-1760
\end{tabular} & \begin{tabular}{l}
Taiwan - Hsin Chu \\
Tel: 886-3-572-9526 \\
Fax: 886-3-572-6459
\end{tabular} & \\
\hline & \begin{tabular}{l}
China - Wuhan \\
Tel: 86-27-5980-5300
\end{tabular} & Taiwan - Kaohsiung Tel: 886-7-536-4818 & \\
\hline \begin{tabular}{l}
Santa Clara \\
Santa Clara, CA \\
Tel: 408-961-6444 \\
Fax: 408-961-6445
\end{tabular} & \begin{tabular}{l}
Fax: 86-27-5980-5118 \\
China - Xiamen \\
Tel: 86-592-2388138 \\
Fax: 86-592-2388130
\end{tabular} & \begin{tabular}{l}
Fax: 886-7-536-4803 \\
Taiwan - Taipei \\
Tel: 886-2-2500-6610 \\
Fax: 886-2-2508-0102
\end{tabular} & \\
\hline \begin{tabular}{l}
Toronto \\
Mississauga, Ontario, \\
Canada \\
Tel: 905-673-0699
\end{tabular} & \begin{tabular}{l}
China - Xian \\
Tel: 86-29-8833-7252 \\
Fax: 86-29-8833-7256
\end{tabular} & \begin{tabular}{l}
Thailand - Bangkok \\
Tel: 66-2-694-1351 \\
Fax: 66-2-694-1350
\end{tabular} & \\
\hline Fax: 905-673-6509 & \begin{tabular}{l}
China - Zhuhai \\
Tel: 86-756-3210040 \\
Fax: 86-756-3210049
\end{tabular} & & \\
\hline
\end{tabular}```


[^0]:    Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California
    and India. The Company's quality system processes and procedures Tempe, Arizona; Gresham, Oregon and design centers in California
    and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

[^1]:    Legend: $\quad$ RPn represents remappable pins for Peripheral Pin Select feature.

[^2]:    Legend: - = No implemented SFRs in this block

[^3]:    Legend：$\quad-=$ unimplemented，read as＇ 0 ＇．Reset values are shown in hexadecimal

[^4]:    TABLE 3-23: PARALLEL MASTER/SLAVE PORT REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | PMCON | 0600 | PMPEN | - | PSIDL | ADRMUX1 | ADRMUX0 | Ptbeen | PTWREN | PTRDEN | CSF1 | CSFO | ALP | CS2P | CS1P | BEP | WRSP | RDSP | 0000 |
    | PMMODE | 0602 | BUSY | IRQM1 | IRQM0 | INCM1 | INCM0 | MODE16 | MODE1 | MODE0 | WAITB1 | WAITBO | WAITM3 | WAITM2 | WAITM1 | WAITM0 | WAITE1 | WAITE0 | 0000 |
    | PMADDR | 0604 | CS2 | Cs1 | ADDR13 | ADDR12 | ADDR11 | ADDR10 | ADDR9 | ADDR8 | ADDR7 | ADDR6 | ADDR5 | ADDR4 | ADDR3 | ADDR2 | ADDR1 | ADDR0 | 0000 |
    | PMDOUT1 |  | Parallel Port Data Out Register 1 (Buffers 0 and 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMDOUT2 | 0606 | Parallel Port Data Out Register 2 (Buffers 2 and 3) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMDIN1 | 0608 | Parallel Port Data In Register 1 (Buffers 0 and 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMDIN2 | 060A | Parallel Port Data In Register 2 (Buffers 2 and 3) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMAEN | 060C | PTEN15 | PTEN14 | PTEN13 | PTEN12 | PTEN11 | PTEN10 | PTEN9 | PTEN8 | PTEN7 | PTEN6 | PTEN5 | PTEN4 | PTEN3 | PTEN2 | PTEN1 | PTEN0 | 0000 |
    | PMSTAT | 060E | IBF | IBOV | - | - | IB3F | IB2F | IB1F | IBOF | OBE | OBUF | - | - | OB3E | OB2E | OB1E | OBOE | 0000 |

    TABLE 3-24: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | ALRMVAL | 0620 | Alarm Value Register Window Based on ALRMPTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    | ALCFGRPT | 0622 | ALRMEN | CHIME | AMASK3 | AMASK2 | AMASK1 | AMASKO | ALRMPTR1 | ALRMPTR0 | ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPT0 | 0000 |
    | RTCVAL | 0624 | RTCC Value Register Window Based on RTCPTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    | RCFGCAL | 0626 | RTCEN | - | RTCWREN | RTCSYNC | HALFSEC | RTCOE | RTCPTR1 | RTCPTR0 | CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CALO | 0000 |


    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | CMSTAT | 0630 | CMIDL | - | - | - |  | C3EVT | C2EVT | C1EVT | - | - | - | - | - | C30UT | C2OUT | C10UT | 0000 |
    | CVRCON | 0632 | - | - | - | - | - | - | - | - | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 0000 |
    | CM1CON | 0634 | CON | COE | CPOL | - | - | - | CEVT | COUT | EVPOL1 | EVPOLO | - | CREF | - | - | CCH1 | CCHO | 0000 |
    | CM2CON | 0636 | CON | COE | CPOL | - | - | - | CEVT | COUT | EVPOL1 | EVPOLO | - | CREF | - | - | CCH1 | CCHO | 0000 |
    | CM3CON | 0638 | CON | COE | CPOL | - | - | - | CEVT | COUT | EVPOL1 | EVPOLO | - | CREF | - | - | CCH1 | CCHO | 0000 |

    
    Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
    TABLE 3-27: PERIPHERAL PIN SELECT REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RPINRO | 0680 | - | - | INT1R5 | INT1R4 | INT1R3 | INT1R2 | INT1R1 | INT1R0 | - | - | - | - | - | - | - | - | 3 FOO |
    | RPINR1 | 0682 | - | - | INT3R5 | INT3R4 | INT3R3 | INT3R2 | INT3R1 | INT3R0 | - | - | INT2R5 | INT2R4 | INT2R3 | INT2R2 | INT2R1 | INT2R0 | 3F3F |
    | RPINR2 | 0684 | - | - | T1CKR5 | T1CKR4 | T1CKR3 | T1CKR2 | T1CKR1 | T1CKR0 |  | - | INT4R5 | INT4R4 | INT4R3 | INT4R2 | INT4R1 | INT4R0 | 3F3F |
    | RPINR3 | 0686 | - | - | T3CKR5 | T3CKR4 | T3CKR3 | T3CKR2 | T3CKR1 | T3CKR0 | - | - | T2CKR5 | T2CKR4 | T2CKR3 | T2CKR2 | T2CKR1 | T2CKR0 | 3F3F |
    | RPINR4 | 0688 | - | - | T5CKR5 | T5CKR4 | T5CKR3 | T5CKR2 | T5CKR1 | T5CKR0 | - | - | T4CKR5 | T4CKR4 | T4CKR3 | T4CKR2 | T4CKR1 | T4CKR0 | 3F3F |
    | RPINR7 | 068E | - | - | IC2R5 | IC2R4 | IC2R3 | IC2R2 | IC2R1 | IC2R0 | - | - | IC1R5 | IC1R4 | IC1R3 | IC1R2 | IC1R1 | IC1R0 | 3F3E |
    | RPINR8 | 0690 | - | - | IC4R5 | IC4R4 | IC4R3 | IC4R2 | IC4R1 | IC4R0 | - | - | IC3R5 | IC3R4 | IC3R3 | IC3R2 | IC3R1 | IC3R0 | 3F3F |
    | RPINR9 | 0692 | - | - | IC6R5 | IC6R4 | IC6R3 | IC6R2 | IC6R1 | IC6R0 | - | - | IC5R5 | IC5R4 | IC5R3 | IC5R2 | IC5R1 | IC5R0 | 3F3F |
    | RPINR10 | 0694 | - | - | IC8R5 | IC8R4 | IC8R3 | IC8R2 | IC8R1 | IC8R0 | - | - | IC7R5 | IC7R4 | IC7R3 | IC7R2 | IC7R1 | IC7R0 | 3F3F |
    | RPINR11 | 0696 | - | - | OCFBR5 | OCFBR4 | OCFBR3 | OCFBR2 | OCFBR1 | OCFBRO | - | - | OCFAR5 | OCFAR4 | OCFAR3 | OCFAR2 | OCFAR1 | OCFARO | 3F3F |
    | RPINR15 | 069E | - | - | IC9R5 | IC9R4 | IC9R3 | IC9R2 | IC9R1 | IC9R0 | - | - | - | - | - | - | - | - | 3 FOO |
    | RPINR17 | 06A2 | - | - | U3RXR5 | U3RXR4 | U3RXR3 | U3RXR2 | U3RXR1 | U3RXR0 | - | - | - | - | - | - | - | - | 3 F 00 |
    | RPINR18 | 06A4 | - | - | U1CTSR5 | U1CTSR4 | U1CTSR3 | U1CTSR2 | U1CTSR1 | U1CTSR0 | - | - | U1RXR5 | U1RXR4 | U1RXR3 | U1RXR2 | U1RXR1 | U1RXR0 | 3F3F |
    | RPINR19 | 06A6 | - | - | U2CTSR5 | U2CTSR4 | U2CTSR3 | U2CTSR2 | U2CTSR1 | U2CTSR0 | - | - | U2RXR5 | U2RXR4 | U2RXR3 | U2RXR2 | U2RXR1 | U2RXR0 | 3F3F |
    | RPINR20 | 06A8 | - | - | SCK1R5 | SCK1R4 | SCK1R3 | SCK1R2 | SCK1R1 | SCK1R0 | - | - | SDI1R5 | SDI1R4 | SDI1R3 | SDI1R2 | SDI1R1 | SDI1R0 | 3F3F |
    | RPINR21 | 06AA | - | - | U3CTSR5 | U3CTSR4 | U3CTSR3 | U3CTSR2 | U3CTSR1 | U3CTSR0 | - | - | SS1R5 | SS1R4 | SS1R3 | SS1R2 | SS1R1 | SS1R0 | 3F3F |
    | RPINR22 | 06AC | - | - | SCK2R5 | SCK2R4 | SCK2R3 | SCK2R2 | SCK2R1 | SCK2R0 | - | - | SDI2R5 | SDI2R4 | SDI2R3 | SDI2R2 | SDI2R1 | SDI2R0 | 3F3F |
    | RPINR23 | 06AE | - | - | - | - | - | - | - | - | - | - | SS2R5 | SS2R4 | SS2R3 | SS2R2 | SS2R1 | SS2R0 | 003F |
    | RPINR27 | 06B6 | - | - | U4CTSR5 | U4CTSR4 | U4CTSR3 | U4CTSR2 | U4CTSR1 | U4CTSR0 | - | - | U4RXR5 | U4RXR4 | U4RXR3 | U4RXR2 | U4RXR1 | U4RXR0 | 3F3F |
    | RPINR28 | 06B8 | - | - | SCK3R5 | SCK3R4 | SCK3R3 | SCK3R2 | SCK3R1 | SCK3R0 | - | - | SDI3R5 | SDI3R4 | SDI3R3 | SDI3R2 | SDI3R1 | SDI3R0 | 3F3F |
    | RPINR29 | 06BA | - | - | - | - | - | - | - | - | - | - | SS3R5 | SS3R4 | SS3R3 | SS3R2 | SS3R1 | SS3R0 | 003F |
    | RPOR0 | 06C0 | - | - | RP1R5 | RP1R4 | RP1R3 | RP1R2 | RP1R1 | RP1R0 | - | - | RPOR5 | RP0R4 | RPOR3 | RPOR2 | RP0R1 | RPORO | 0000 |
    | RPOR1 | 06C2 | - | - | RP3R5 | RP3R4 | RP3R3 | RP3R2 | RP3R1 | RP3R0 | - | - | RP2R5 | RP2R4 | RP2R3 | RP2R2 | RP2R1 | RP2R0 | 0000 |
    | RPOR2 | 06C4 | - | - | RP5R5 ${ }^{(1)}$ | RP5R4 ${ }^{(1)}$ | RP5R3 ${ }^{(1)}$ | RP5R2 ${ }^{(1)}$ | RP5R1 ${ }^{(1)}$ | RP5R0 ${ }^{(1)}$ | - | - | RP4R5 | RP4R4 | RP4R3 | RP4R2 | RP4R1 | RP4R0 | 0000 |
    | RPOR3 | 06C6 | - | - | RP7R5 | RP7R4 | RP7R3 | RP7R2 | RP7R1 | RP7R0 | - | - | RP6R5 | RP6R4 | RP6R3 | RP6R2 | RP6R1 | RP6R0 | 0000 |
    | RPOR4 | 06C8 | - | - | RP9R5 | RP9R4 | RP9R3 | RP9R2 | RP9R1 | RP9R0 | - | - | RP8R5 | RP8R4 | RP8R3 | RP8R2 | RP8R1 | RP8R0 | 0000 |
    | RPOR5 | 06CA | - | - | RP11R5 | RP11R4 | RP11R3 | RP11R2 | RP11R1 | RP11R0 | - | - | RP10R5 | RP10R4 | RP10R3 | RP10R2 | RP10R1 | RP10R0 | 0000 |
    | RPOR6 | 06CC | - | - | RP13R5 | RP13R4 | RP13R3 | RP13R2 | RP13R1 | RP13R0 | - | - | RP12R5 | RP12R4 | RP12R3 | RP12R2 | RP12R1 | RP12R0 | 0000 |
    | RPOR7 | 06CE | - | - | RP15R5 ${ }^{(1)}$ | RP15R4 ${ }^{\text {(1) }}$ | RP15R3 ${ }^{\text {(1) }}$ | RP15R2 ${ }^{\text {(1) }}$ | RP15R11) | RP15R0 ${ }^{(1)}$ | - | - | RP14R5 | RP14R4 | RP14R3 | RP14R2 | RP14R1 | RP14R0 | 0000 |
    | RPOR8 | 06D0 | - | - | RP17R5 | RP17R4 | RP17R3 | RP17R2 | RP17R1 | RP17R0 | - | - | RP16R5 | RP16R4 | RP16R3 | RP16R2 | RP16R1 | RP16R0 | 0000 |
    | RPOR9 | 06D2 | - | - | RP19R5 | RP19R4 | RP19R3 | RP19R2 | RP19R1 | RP19R0 | - | - | RP18R5 | RP18R4 | RP18R3 | RP18R2 | RP18R1 | RP18R0 | 0000 |
    | RPOR10 | 06D4 | - | - | RP21R5 | RP21R4 | RP21R3 | RP21R2 | RP21R1 | RP21R0 | - | - | RP20R5 | RP20R4 | RP20R3 | RP20R2 | RP20R1 | RP20R0 | 0000 |
    | RPOR11 | 06D6 | - | - | RP23R5 | RP23R4 | RP23R3 | RP23R2 | RP23R1 | RP23R0 | - | - | RP22R5 | RP22R4 | RP22R3 | RP22R2 | RP22R1 | RP22R0 | 0000 |
    | RPOR12 | 06D8 | - | - | RP25R5 | RP25R4 | RP25R3 | RP25R2 | RP25R1 | RP25R0 | - | - | RP24R5 | RP24R4 | RP24R3 | RP24R2 | RP24R1 | RP24R0 | 0000 |
    | RPOR13 | 06DA | - | - | RP27R5 | RP27R4 | RP27R3 | RP27R2 | RP27R1 | RP27R0 | - | - | RP26R5 | RP26R4 | RP26R3 | RP26R2 | RP26R1 | RP26R0 | 0000 |
    | RPOR14 | 06DC | - | - | RP29R5 | RP29R4 | RP29R3 | RP29R2 | RP29R1 | RP29R0 | - | - | RP28R5 | RP28R4 | RP28R3 | RP28R2 | RP28R1 | RP28R0 | 0000 |
    | RPOR15 | 06DE | - | - | RP31R5 ${ }^{(2)}$ | RP31R4 ${ }^{(2)}$ | RP31R3 ${ }^{(2)}$ | RP31R2 ${ }^{(2)}$ | RP31R1 ${ }^{(2)}$ | RP31R0(2) | - | - | RP30R5 | RP30R4 | RP30R3 | RP30R2 | RP30R1 | RP30R0 | 0000 |

    TABLE 3-28:

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RCON | 0740 | TRAPR | IOPUWR | - | - | - | - | CM | VREGS | EXTR | SWR | SWDTEN | WDTO | SLEEP | IDLE | BOR | POR | Note 1 |
    | OSCCON | 0742 | - | cosc2 | cosc1 | cosco | - | NOSC2 | NOSC1 | NOSC0 | CLKLOCK | IOLOCK | LOCK | - | CF | POSCEN | SOSCEN | OSWEN | Note 2 |
    | CLKDIV | 0744 | ROI | DOZE2 | DOZE1 | DOZE0 | DOZEN | RCDIV2 | RCDIV1 | RCDIV0 | CPDIV1 | CPDIVO | - | - | - | - | - | - | 0100 |
    | OSCTUN | 0748 | - | - | - | - | - | - | - | - | - | - | TUN5 | TUN4 | TUN3 | TUN2 | TUN1 | TUNO | 0000 |
    | REFOCON | 074E | ROEN | - | ROSSLP | ROSEL | RODIV3 | RODIV2 | RODIV1 | RODIV0 | - | - | - | - | - | - | - | - | 0000 |
    | Legend: | - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | Note 1: | The Reset value of the RCON register is dependent on the type of Reset event. See Section 5.0 "Resets" for more information. <br> The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 7.0 "Oscillator Configuration" for more information. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | 2 : |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | NVMCON | 0760 | WR | WREN | WRERR | - | - | - | - | - | - | ERASE | - | - | NVMOP3 | NVMOP2 | NVMOP1 | NVMOP0 | $0000^{(1)}$ |
    | NVMKEY | 0766 | - | - | - | - | - | - | - | - | NVMKEY Register<7:0> |  |  |  |  |  |  |  | 0000 |
    | Legend: <br> Note 1: | - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | PMD1 | 0770 | T5MD | T4MD | T3MD | T2MD | T1MD | - | - | - | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | - | - | ADC1MD | 0000 |
    | PMD2 | 0772 | IC8MD | IC7MD | IC6MD | IC5MD | IC4MD | IC3MD | IC2MD | IC1MD | OC8MD | OC7MD | OC6MD | OC5MD | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
    | PMD3 | 0774 | - | - | - | - | - | CMPMD | RTCCMD | PMPMD | CRCMD | - | - | - | U3MD | I2C3MD | I2C2MD | - | 0000 |
    | PMD4 | 0776 | - | - | - | - | - | - | - | - | - | UPWMMD | U4MD | - | REFOMD | CTMUMD | LVDMD | USB1MD | 0000 |
    | PMD5 | 0778 | - | - | - | - | - | - | - | IC9MD | - | - | - | - | - | - | - | OC9MD | 0000 |
    | PMD6 | 077A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | SPI3MD | 0000 |
    | Legend: | - = un | lemen | read as | Res | are | n in | ecimal. |  |  |  |  |  |  |  |  |  |  |  |

    ### 3.2.5 SOFTWARE STACK

    In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

    Note: A PC push during exception processing will concatenate the SRL register to the MSB of the PC prior to the push.

    The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to ' 0 ' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

    Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.
    A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

    FIGURE 3-4: CALL STACK FRAME
    

    ### 3.3 Interfacing Program and Data Memory Spaces

    The PIC24F architecture uses a 24 -bit wide program space and 16 -bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.
    Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

    - Using table instructions to access individual bytes or words anywhere in the program space
    - Remapping a portion of the program space into the data space (program space visibility)
    Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.


    ### 3.3.1 ADDRESSING PROGRAM SPACE

    Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23 -bit or 24 -bit program address from 16-bit data registers. The solution depends on the interface method to be used.

    For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32 K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0 ) or the configuration memory (TBLPAG<7> = 1).
    For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is ' 1 ', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23 -bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.
    Table 3-31 and Figure 3-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, $\mathrm{P}<23: 0>$ refers to a program space word, whereas $D<15: 0>$ refers to a data space word.

    ## PIC24FJ256GB110 FAMILY

    TABLE 3-31: PROGRAM SPACE ADDRESS CONSTRUCTION

    | Access Type | Access Space | Program Space Address |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  | <23> | <22:16> | <15> | <14:1> | <0> |
    | Instruction Access (Code Execution) | User | 0 | $\mathrm{PC}<22: 1>$ |  |  | 0 |
    |  |  | 0xx xxxx xxxx xxxx xxxx xxx0 |  |  |  |  |
    | TBLRD/TBLWT <br> (Byte/Word Read/Write) | User | TBLPAG<7:0> |  | Data EA<15:0> |  |  |
    |  |  | 0 xxx xxxx |  | xxxx xxxx xxxx xxxx |  |  |
    |  | Configuration | TBLPAG<7:0> |  | Data EA<15:0> |  |  |
    |  |  | 1xxx xxxx |  | xxxx xxxx xxxx xxxx |  |  |
    | Program Space Visibility (Block Remap/Read) | User | 0 | PSVPAG<7:0> |  | Data EA<14:0>(1) |  |
    |  |  | 0 | xxxx xxxx |  | xxx xxxx xxxx xxxx |  |

    Note 1: Data EA<15> is always ' 1 ' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

    FIGURE 3-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION
    

    Note 1: The LSb of program space addresses is always fixed as ' 0 ' in order to maintain word alignment of data in the program and data spaces.
    2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

    ### 3.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

    The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

    The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16 -bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.
    Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

    1. TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location ( $\mathrm{P}<15: 0>$ ) to a data address ( $\mathrm{D}<15: 0>$ ). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is ' 1 '; the lower byte is selected when it is ' 0 '.
    2. TblRdy (Table Read High): In Word mode, it maps the entire upper word of a program address ( $\mathrm{P}<23: 16>$ ) to a data address. Note that $D<15: 8>$, the 'phantom' byte, will always be ' 0 '. In Byte mode, it maps the upper or lower byte of the program word to $\mathrm{D}<7: 0>$ of the data address, as above. Note that the data will always be ' 0 ' when the upper 'phantom' byte is selected (byte select =1).
    In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 4.0 "Flash Program Memory".
    For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> $=0$, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

    Note: Only table read operations will execute in the configuration memory space, and only then, in implemented areas such as the Device ID. Table write operations are not allowed.

    FIGURE 3-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS
    

    ## PIC24FJ256GB110 FAMILY

    ### 3.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

    The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).
    Program space access through the data space occurs if the Most Significant bit of the data space EA is ' 1 ', and program space visibility is enabled by setting the PSV bit in the CPU Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

    Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.
    Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 3-7), only the lower 16 bits of the

    24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with ' 1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

    ## Note: PSV access is temporarily disabled during table reads/writes.

    For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

    For operations that use PSV which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

    - Execution in the first iteration
    - Execution in the last iteration
    - Execution prior to exiting the loop due to an interrupt
    - Execution upon re-entering the loop after an interrupt is serviced
    Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.


    ## FIGURE 3-7: PROGRAM SPACE VISIBILITY OPERATION

    

    ### 4.0 FLASH PROGRAM MEMORY

    Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 4. Program Memory"

    The PIC24FJ256GB110 family of devices contains internal Flash program memory for storing and executing application code. It can be programmed in four ways:

    - In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ )
    - Run-Time Self-Programming (RTSP)
    - JTAG
    - Enhanced In-Circuit Serial Programming ${ }^{\text {TM }}$ (Enhanced ICSP ${ }^{\text {™ }}$ )
    ICSP allows a PIC24FJ256GB110 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear ( $\overline{\mathrm{MCLR}}$ ). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

    RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time, and erase program memory in blocks of 512 instructions ( 1536 bytes) at a time.

    ### 4.1 Table Instructions and Flash Programming

    Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a $W$ register specified in the table instruction, as shown in Figure 4-1.
    The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.
    The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

    ## FIGURE 4-1: ADDRESSING FOR TABLE REGISTERS

    

    ## PIC24FJ256GB110 FAMILY

    ### 4.2 RTSP Operation

    The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows ( 512 instructions) at a time and to program one row at a time. It is also possible to program single words.
    The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.
    When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

    Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

    To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

    The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.
    Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

    Note: Writing to a location multiple times without erasing is not recommended.
    All of the table write operations are single-word writes ( 2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

    ### 4.3 JTAG Operation

    The PIC24F family supports JTAG programming and boundary scan. Boundary scan can improve the manufacturing process by verifying pin-to-PCB connectivity. Programming can be performed with industry standard JTAG programmers supporting Serial Vector Format (SVF).

    ### 4.4 Enhanced In-Circuit Serial Programming

    Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

    ### 4.5 Control Registers

    There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.
    The NVMCON register (Register 4-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.
    NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to Section 4.6 "Programming Operations" for further details.

    ### 4.6 Programming Operations

    A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

    ## REGISTER 4-1: NVMCON: FLASH MEMORY CONTROL REGISTER

    | R/SO-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | WR | WREN | WRERR | - | - | - | - | - |
    | bit 15 bit 8 |  |  |  |  |  |  |  |


    | U-0 | R/W-0 ${ }^{(1)}$ | U-0 | U-0 | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | ERASE | - | - | NVMOP3 ${ }^{(2)}$ | NVMOP2 ${ }^{(2)}$ | NVMOP1 ${ }^{(2)}$ | NVMOPO ${ }^{(2)}$ |
    | bit 7 bit 0 |  |  |  |  |  |  |  |


    | Legend: | SO $=$ Set Only bit |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

    bit $15 \quad$ WR: Write Control bit ${ }^{(1)}$
    1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete.
    $0=$ Program or erase operation is complete and inactive
    bit 14 WREN: Write Enable bit ${ }^{(1)}$
    1 = Enable Flash program/erase operations
    $0=$ Inhibit Flash program/erase operations
    bit 13 WRERR: Write Sequence Error Flag bit ${ }^{(1)}$
    1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)
    $0=$ The program or erase operation completed normally
    bit 12-7 Unimplemented: Read as ' 0 '
    bit 6 ERASE: Erase/Program Enable bit ${ }^{(1)}$
    1 = Perform the erase operation specified by NVMOP3:NVMOP0 on the next WR command
    $0=$ Perform the program operation specified by NVMOP3:NVMOPO on the next WR command
    bit 5-4 Unimplemented: Read as ' 0 '
    bit 3-0 NVMOP3:NVMOP0: NVM Operation Select bits ${ }^{(\mathbf{1 2 )}}$
    $1111=$ Memory bulk erase operation $($ ERASE $=1)$ or no operation $(\text { ERASE }=0)^{(3)}$
    $0011=$ Memory word program operation (ERASE $=0$ ) or no operation (ERASE =1)
    $0010=$ Memory page erase operation $($ ERASE $=1)$ or no operation $($ ERASE $=0)$
    $0001=$ Memory row program operation $($ ERASE $=0)$ or no operation $($ ERASE $=1)$
    Note 1: These bits can only be reset on POR.
    2: All other combinations of NVMOP3:NVMOP0 are unimplemented.
    3: Available in ICSP ${ }^{\text {TM }}$ mode only. Refer to device programming specification.

    ## PIC24FJ256GB110 FAMILY

    ### 4.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

    The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8 -row erase block containing the desired row. The general process is:

    1. Read eight rows of program memory ( 512 instructions) and store in data RAM.
    2. Update the program data in RAM with the desired new data.
    3. Erase the block (see Example 4-1):
    a) Set the NVMOP bits ( $\mathrm{NVMCON}<3: 0>$ ) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
    b) Write the starting address of the block to be erased into the TBLPAG and W registers.
    c) Write 55h to NVMKEY.
    d) Write AAh to NVMKEY.
    e) Set the WR bit ( $\mathrm{NVMCON}<15>$ ). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.
    4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 4-1).
    5. Write the program block to Flash memory:
    a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
    b) Write 55h to NVMKEY.
    c) Write AAh to NVMKEY.
    d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
    6. Repeat steps 4 and 5 , using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.
    For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 4-3.

    EXAMPLE 4-1: ERASING A PROGRAM MEMORY BLOCK

    ```
    ; Set up NVMCON for block erase operation
    MOV #0x4042, W0 ;
    MOV WO, NVMCON ; Initialize NVMCON
    ; Init pointer to row to be ERASED
    MOV #tblpage(PROG_ADDR), W0 ;
    MOV WO, TBLPAG ; Initialize PM Page Boundary SFR
    MOV #tbloffset(PROG_ADDR), wo ; Initialize in-page EA[15:0] pointer
    TBLWTL WO, [WO] ; Set base address of erase block
    DISI #5 ; Block all interrupts with priority <7
    ; for next 5 instructions
    MOV #0x55, W0
    MOV WO, NVMKEY ; Write the 55 key
    MOV #0xAA, W1
    MOV W1, NVMKEY ; Write the AA key
    BSET NVMCON, #WR ; Start the erase sequence
    NOP ; Insert two NOPs after the erase
    NOP ; command is asserted
    ```


    ## EXAMPLE 4-2: LOADING THE WRITE BUFFERS

    ```
    ; Set up NVMCON for row programming operations
    \begin{tabular}{lll} 
    MOV & \(\# 0 \times 4001\), W0 & ; \\
    MOV & WO, NVMCON & ; Initialize NVMCON
    \end{tabular}
    ; Set up a pointer to the first program memory location to be written
    ; program memory selected, and writes enabled
    \begin{tabular}{lll} 
    MOV & \(\# 0 x 0000\), W0 & \\
    MOV & WO, TBLPAG & ; Initialize PM Page Boundary SFR \\
    MOV & \(\# 0 x 6000\), W0 & ; An example program memory address
    \end{tabular}
    ```

    ; Perform the TBLWT instructions to write the latches
    ; Oth_program_word
    MOV - \#LOW_WORD_0, W2 ;
    MOV \#HIGH_BYTE_0, W3 ;
    TBLWTL W2, [ $\bar{W} 0]$; Write PM low word into program latch
    TBLWTH W3, [WO++] ; Write PM high byte into program latch
    ; 1st_program_word
    MOV \# \#LOW_WORD_1, W2 ;
    MOV \#HIGH_BYTE_1, W3 ;
    TBLWTL W2, [ $\bar{W} 0]$; Write PM low word into program latch
    TBLWTH W3, [WO++] ; Write PM high byte into program latch
    ; 2nd_program_word
    MOV - \#LOW_WORD_2, W2 ;
    MOV \#HIGH_BYTE_2, W3 ;
    TBLWTL W2, [ $\bar{W} 0]$; Write PM low word into program latch
    TBLWTH W3, [WO++] ; Write PM high byte into program latch
    -
    -
    ; 63rd_program_word
    MOV \#LOW_WORD_31, W2 ;
    MOV \#HIGH_BYTE_31, W3 ;
    TBLWTL W2, [ $\bar{W} 0]$; Write PM low word into program latch
    TBLWTH W3, [WO] ; Write PM high byte into program latch

    EXAMPLE 4-3: INITIATING A PROGRAMMING SEQUENCE

    | DISI | \# 5 |  | Block all interrupts wit for next 5 instructions |
    | :---: | :---: | :---: | :---: |
    | MOV | \#0x55, W0 |  |  |
    | MOV | W0, NVMKEY | ; | Write the 55 key |
    | MOV | \# $0 \times A A, W 1$ | ; |  |
    | MOV | W1, NVMKEY | ; | Write the AA key |
    | BSET | NVMCON, \#WR | ; | Start the erase sequence |
    | BTSC | NVMCON, \#15 |  | and wait for it to be |
    | BRA | \$-2 |  | completed |

    ## PIC24FJ256GB110 FAMILY

    ### 4.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

    If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes of the Flash address. The TBLWTL and TBLWTH
    instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON $<3: 0>$ ) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 4-4).

    EXAMPLE 4-4: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

    ```
    ; Setup a pointer to data Program Memory
    MOV #tblpage(PROG_ADDR), W0 ;
    MOV WO, TBLPAG ;Initialize PM Page Boundary SFR
    MOV #tbloffset(PROG_ADDR), WO ;Initialize a register with program memory address
    MOV #LOW_WORD_N, W2 ;
    MOV #HIGH_BYTE_N, W3 ;
    TBLWTL W2, [WO] ; Write PM low word into program latch
    TBLWTH W3, [WO++] ; Write PM high byte into program latch
    ; Setup NVMCON for programming one word to data Program Memory
    MOV #0x4003, W0 .
    MOV WO, NVMCON ; Set NVMOP bits to 0011
    DISI #5 ; Disable interrupts while the KEY sequence is written
    MOV #0x55, W0 ; Write the key sequence
    MOV WO, NVMKEY
    MOV #OxAA, WO
    MOV WO, NVMKEY
    BSET NVMCON, #WR ; Start the write cycle
    ```


    ### 5.0 RESETS

    Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 7. Reset" (DS39712).

    The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

    - POR: Power-on Reset
    - $\overline{M C L R}:$ Pin Reset
    - SWR: RESET Instruction
    - WDT: Watchdog Timer Reset
    - BOR: Brown-out Reset
    - CM: Configuration Mismatch Reset
    - TRAPR: Trap Conflict Reset
    - IOPUWR: Illegal Opcode Reset
    - UWR: Uninitialized W Register Reset

    A simplified block diagram of the Reset module is shown in Figure 5-1.

    Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

    Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.
    All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1). A Power-on Reset will clear all bits, except for the BOR and POR bits ( $\mathrm{RCON}<1: 0>$ ), which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.
    The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

    Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

    FIGURE 5-1: RESET SYSTEM BLOCK DIAGRAM
    

    ## PIC24FJ256GB110 FAMILY

    REGISTER 5-1: RCON: RESET CONTROL REGISTER ${ }^{(1)}$

    | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | TRAPR | IOPUWR | - | - | - | - | CM | VREGS |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | EXTR | SWR | SWDTEN ${ }^{(2)}$ | WDTO | SLEEP | IDLE | BOR | POR |
    | bit 7 |  |  |  | bit 0 |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemente | as ' 0 ' |
    | :---: | :---: | :---: | :---: |
    | -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


    | bit 15 | TRAPR: Trap Reset Flag bit |
    | :--- | :--- |
    |  | 1 = A Trap Conflict Reset has occurred |
    | $0=A$ Trap Conflict Reset has not occurred |  |
    | bit 14 | IOPUWR: Illegal Opcode or Uninitialized $W$ Access Reset Flag bit <br> $1=$ |
    |  | An illegal opcode detection, an illegal address mode or uninitialized W register used as an Address |
    | 0 | $=$ An illegal opcode or uninitialized W Reset has not occurred |

    bit 13-10 Unimplemented: Read as ' 0 '
    bit $9 \quad$ CM: Configuration Word Mismatch Reset Flag bit
    1 = A Configuration Word Mismatch Reset has occurred
    0 = A Configuration Word Mismatch Reset has not occurred
    bit $8 \quad$ VREGS: Voltage Regulator Standby Enable bit
    1 = Regulator remains active during Sleep
    $0=$ Regulator goes to standby during Sleep
    bit 7 EXTR: External Reset ( $\overline{\mathrm{MCLR}}$ ) Pin bit
    1 = A Master Clear (pin) Reset has occurred
    0 = A Master Clear (pin) Reset has not occurred
    bit 6 SWR: Software Reset (Instruction) Flag bit
    1 = A RESET instruction has been executed
    $0=\mathrm{A}$ RESET instruction has not been executed
    bit 5 SWDTEN: Software Enable/Disable of WDT bit ${ }^{(\mathbf{2})}$
    1 = WDT is enabled
    $0=$ WDT is disabled
    bit 4 WDTO: Watchdog Timer Time-out Flag bit
    1 = WDT time-out has occurred
    $0=$ WDT time-out has not occurred
    bit 3 SLEEP: Wake From Sleep Flag bit
    1 = Device has been in Sleep mode
    $0=$ Device has not been in Sleep mode
    bit 2 IDLE: Wake-up From Idle Flag bit
    1 = Device has been in Idle mode
    0 = Device has not been in Idle mode
    bit 1 BOR: Brown-out Reset Flag bit
    1 = A Brown-out Reset has occurred. Note that BOR is also set after a Power-on Reset.
    0 = A Brown-out Reset has not occurred
    bit $0 \quad$ POR: Power-on Reset Flag bit
    1 = A Power-up Reset has occurred
    $0=$ A Power-up Reset has not occurred
    Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
    2: If the FWDTEN Configuration bit is ' 1 ' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

    ## TABLE 5-1: RESET FLAG BIT OPERATION

    | Flag Bit | Setting Event | Clearing Event |
    | :---: | :---: | :---: |
    | TRAPR (RCON<15>) | Trap Conflict Event | POR |
    | IOPUWR (RCON<14>) | Illegal Opcode or Uninitialized W Register Access | POR |
    | CM (RCON<9>) | Configuration Mismatch Reset | POR |
    | EXTR (RCON<7>) | $\overline{\mathrm{MCLR}}$ Reset | POR |
    | SWR (RCON<6>) | RESET Instruction | POR |
    | WDTO (RCON<4>) | WDT Time-out | PWRSAV Instruction, POR |
    | SLEEP (RCON<3>) | PWRSAV \#SLEEP Instruction | POR |
    | IDLE (RCON<2>) | PWRSAV \#IDLE Instruction | POR |
    | BOR (RCON<1>) | POR, BOR | - |
    | POR (RCON<0>) | POR | - |

    Note: All Reset flag bits may be set or cleared by the user software.

    ### 5.1 Clock Source Selection at Reset

    If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 5-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to Section 7.0 "Oscillator Configuration" for further details.

    TABLE 5-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

    | Reset Type | Clock Source Determinant |
    | :---: | :--- |
    | POR | FNOSC Configuration bits |
    | BOR | $($ CW2<10:8> $)$ |
    | $\overline{\text { MCLR }}$ | COSC Control bits |
    | WDTO | $($ OSCCON $<14: 12>)$ |
    | SWR |  |

    ### 5.2 Device Reset Times

    The Reset times for various types of device Reset are summarized in Table 5-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.
    The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.
    The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

    ## PIC24FJ256GB110 FAMILY

    ## TABLE 5-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

    | Reset Type | Clock Source | $\overline{\text { SYSRST Delay }}$ | System Clock Delay | FSCM Delay | Notes |
    | :---: | :---: | :---: | :---: | :---: | :---: |
    | POR | EC, FRC, FRCDIV, LPRC | TPOR + Tstartup + TRST | - | - | 1, 2, 3 |
    |  | ECPLL, FRCPLL | TPOR + Tstartup + TRST | Tlock | Tfscm | 1, 2, 3, 5, 6 |
    |  | XT, HS, SOSC | TPOR + TSTARTUP + TRST | Tost | TFSCM | 1, 2, 3, 4, 6 |
    |  | XTPLL, HSPLL | TPOR + Tstartup + TRST | Tost + Tlock | Tfscm | 1, 2, 3, 4, 5, 6 |
    | BOR | EC, FRC, FRCDIV, LPRC | Tstartup + TRSt | - | - | 2, 3 |
    |  | ECPLL, FRCPLL | TSTARTUP + TRST | Tlock | TFSCM | 2, 3, 5, 6 |
    |  | XT, HS, SOSC | TSTARTUP + TRST | Tost | TFSCM | 2, 3, 4, 6 |
    |  | XTPLL, HSPLL | TSTARTUP + TRST | Tost + TLOCK | TFSCM | 2, 3, 4, 5, 6 |
    | $\overline{\text { MCLR }}$ | Any Clock | TRST | - | - | 3 |
    | WDT | Any Clock | TRST | - | - | 3 |
    | Software | Any clock | TRST | - | - | 3 |
    | Illegal Opcode | Any Clock | TRST | - | - | 3 |
    | Uninitialized W | Any Clock | TRST | - | - | 3 |
    | Trap Conflict | Any Clock | TRST | - | - | 3 |

    Note 1: TPOR = Power-on Reset delay ( $10 \mu \mathrm{~s}$ nominal).
    2: Tstartup = TVREG ( $10 \mu \mathrm{~s}$ nominal) if on-chip regulator is enabled or TPWRT ( 64 ms nominal) if on-chip regulator is disabled.
    3: $\quad$ TRST $=$ Internal state Reset time ( $32 \mu \mathrm{~s}$ nominal).
    4: Tost = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
    5: $\quad$ TLOCK $=$ PLL lock time.
    6: $\quad$ TFSCM $=$ Fail-Safe Clock Monitor delay ( $100 \mu \mathrm{~s}$ nominal).

    ### 5.2.1 POR AND LONG OSCILLATOR START-UP TIMES

    The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after $\overline{\text { SYSRST }}$ is released:

    - The oscillator circuit has not begun to oscillate.
    - The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
    - The PLL has not achieved a lock (if PLL is used).

    The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

    ### 5.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

    If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

    ### 5.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

    When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, will automatically be inserted after the POR and PWRT delay times. The FSCM will not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally $100 \mu \mathrm{~s}$ and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay will prevent an oscillator failure trap at a device Reset when the PWRT is disabled.

    ### 5.3 Special Function Register Reset States

    Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.
    The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2) (see Table 5-2). The RCFGCAL and NVMCON registers are only affected by a POR.

    ## PIC24FJ256GB110 FAMILY

    NOTES:

    ### 6.0 INTERRUPT CONTROLLER

    Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 8. Interrupts" (DS39707).

    The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

    - Up to 8 processor exceptions and software traps
    - 7 user-selectable priority levels
    - Interrupt Vector Table (IVT) with up to 118 vectors
    - A unique vector for each interrupt or exception source
    - Fixed priority within a specified user priority level
    - Alternate Interrupt Vector Table (AIVT) for debug support
    - Fixed interrupt entry and return latencies


    ### 6.1 Interrupt Vector Table

    The Interrupt Vector Table (IVT) is shown in Figure 6-1. The IVT resides in program memory, starting at location 000004 h . The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).
    Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.
    PIC24FJ256GB110 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 6-1 and Table 6-2.

    ### 6.1.1 ALTERNATE INTERRUPT VECTOR TABLE

    The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.
    The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

    ### 6.2 Reset Sequence

    A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The microcontroller then begins program execution at location 000000 h . The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

    ## Note: Any unimplemented or unused vector

    locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.
    ## PIC24FJ256GB110 FAMILY

    FIGURE 6-1: PIC24F INTERRUPT VECTOR TABLE
    

    Note 1: See Table 6-2 for the interrupt vector list.

    TABLE 6-1: TRAP VECTOR DETAILS

    | Vector Number | IVT Address | AIVT Address | Trap Source |
    | :---: | :---: | :---: | :--- |
    | 0 | 000004 h | 000104 h | Reserved |
    | 1 | 000006 h | 000106 h | Oscillator Failure |
    | 2 | 000008 h | 000108 h | Address Error |
    | 3 | 00000 Ah | 00010 Ah | Stack Error |
    | 4 | 00000 Ch | 00010 Ch | Math Error |
    | 5 | 00000 Eh | 00010 Eh | Reserved |
    | 6 | 000010 h | 000110 h | Reserved |
    | 7 | 000012 h | 0001172 h | Reserved |

    TABLE 6-2: IMPLEMENTED INTERRUPT VECTORS

    | Interrupt Source | Vector Number | IVT Address | AIVT <br> Address | Interrupt Bit Locations |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  |  | Flag | Enable | Priority |
    | ADC1 Conversion Done | 13 | 00002Eh | 00012Eh | IFS0<13> | IEC0<13> | IPC3<6:4> |
    | Comparator Event | 18 | 000038h | 000138h | IFS1<2> | IEC1<2> | IPC4<10:8> |
    | CRC Generator | 67 | 00009Ah | 00019Ah | IFS4<3> | IEC4<3> | IPC16<14:12> |
    | CTMU Event | 77 | 0000AEh | 0001AEh | IFS4<13> | IEC4<13> | IPC19<6:4> |
    | External Interrupt 0 | 0 | 000014h | 000114h | IFS0<0> | IEC0<0> | IPC0<2:0> |
    | External Interrupt 1 | 20 | 00003Ch | 00013Ch | IFS1<4> | IEC1<4> | IPC5<2:0> |
    | External Interrupt 2 | 29 | 00004Eh | 00014Eh | IFS1<13> | IEC1<13> | IPC7<6:4> |
    | External Interrupt 3 | 53 | 00007Eh | 00017Eh | IFS3<5> | IEC3<5> | IPC13<6:4> |
    | External Interrupt 4 | 54 | 000080h | 000180h | IFS3<6> | IEC3<6> | IPC13<10:8> |
    | I2C1 Master Event | 17 | 000036h | 000136h | IFS1<1> | IEC1<1> | IPC4<6:4> |
    | I2C1 Slave Event | 16 | 000034h | 000134h | IFS1<0> | IEC1<0> | IPC4<2:0> |
    | 12C2 Master Event | 50 | 000078h | 000178h | IFS3<2> | IEC3<2> | IPC12<10:8> |
    | I2C2 Slave Event | 49 | 000076h | 000176h | IFS3<1> | IEC3<1> | IPC12<6:4> |
    | I2C3 Master Event | 85 | 0000BEh | 0001BEh | IFS5<5> | IEC5<5> | IPC21<6:4> |
    | I2C3 Slave Event | 84 | 0000BCh | 0001BCh | IFS5<4> | IEC5<4> | IPC21<2:0> |
    | Input Capture 1 | 1 | 000016h | 000116h | IFS0<1> | IEC0<1> | IPC0<6:4> |
    | Input Capture 2 | 5 | 00001Eh | 00011Eh | IFS0<5> | IEC0<5> | IPC1<6:4> |
    | Input Capture 3 | 37 | 00005Eh | 00015Eh | IFS2<5> | IEC2<5> | IPC9<6:4> |
    | Input Capture 4 | 38 | 000060h | 000160h | IFS2<6> | IEC2<6> | IPC9<10:8> |
    | Input Capture 5 | 39 | 000062h | 000162h | IFS2<7> | IEC2<7> | IPC9<14:12> |
    | Input Capture 6 | 40 | 000064h | 000164h | IFS2<8> | IEC2<8> | IPC10<2:0> |
    | Input Capture 7 | 22 | 000040h | 000140h | IFS1<6> | IEC1<6> | IPC5<10:8> |
    | Input Capture 8 | 23 | 000042h | 000142h | IFS1<7> | IEC1<7> | IPC5<14:12> |
    | Input Capture 9 | 93 | 0000CEh | 0001CEh | IFS5<13> | IEC5<13> | IPC23<6:4> |
    | Input Change Notification | 19 | 00003Ah | 00013Ah | IFS1<3> | IEC1<3> | IPC4<14:12> |
    | LVD Low-Voltage Detect | 72 | 0000A4h | 0001A4h | IFS4<8> | IEC4<8> | IPC18<2:0> |
    | Output Compare 1 | 2 | 000018h | 000118h | IFS0<2> | IEC0<2> | IPC0<10:8> |
    | Output Compare 2 | 6 | 000020h | 000120h | IFS0<6> | IEC0<6> | IPC1<10:8> |
    | Output Compare 3 | 25 | 000046h | 000146h | IFS1<9> | IEC1<9> | IPC6<6:4> |
    | Output Compare 4 | 26 | 000048h | 000148h | IFS1<10> | IEC1<10> | IPC6<10:8> |
    | Output Compare 5 | 41 | 000066h | 000166h | IFS2<9> | IEC2<9> | IPC10<6:4> |
    | Output Compare 6 | 42 | 000068h | 000168h | IFS2<10> | IEC2<10> | IPC10<10:8> |
    | Output Compare 7 | 43 | 00006Ah | 00016Ah | IFS2<11> | IEC2<11> | IPC10<14:12> |
    | Output Compare 8 | 44 | 00006Ch | 00016Ch | IFS2<12> | IEC2<12> | IPC11<2:0> |
    | Output Compare 9 | 92 | 0000CCh | 0001CCh | IFS5<12> | IEC5<12> | IPC23<2:0> |
    | Parallel Master Port | 45 | 00006Eh | 00016Eh | IFS2<13> | IEC2<13> | IPC11<6:4> |
    | Real-Time Clock/Calendar | 62 | 000090h | 000190h | IFS3<14> | IEC3<14> | IPC15<10:8> |
    | SPI1 Error | 9 | 000026h | 000126h | IFS0<9> | IEC0<9> | IPC2<6:4> |
    | SPI1 Event | 10 | 000028h | 000128h | IFS0<10> | IEC0<10> | IPC2<10:8> |
    | SPI2 Error | 32 | 000054h | 000154h | IFS2<0> | IEC2<0> | IPC8<2:0> |
    | SPI2 Event | 33 | 000056h | 000156h | IFS2<1> | IEC2<1> | IPC8<6:4> |
    | SPI3 Error | 90 | 0000C8h | 0001C8h | IFS5<10> | IEC5<10> | IPC22<10:8> |
    | SPI3 Event | 91 | 0000CAh | 0001CAh | IFS5<11> | IEC5<11> | IPC22<14:12> |

    TABLE 6-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

    | Interrupt Source | Vector <br> Number | IVT Address | AIVT <br> Address | Interrupt Bit Locations |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  |  | Flag | Enable | Priority |
    | Timer1 | 3 | 00001Ah | 00011Ah | IFS0<3> | IEC0<3> | IPC0<14:12> |
    | Timer2 | 7 | 000022h | 000122h | IFS0<7> | IEC0<7> | IPC1<14:12> |
    | Timer3 | 8 | 000024h | 000124h | IFS0<8> | IEC0<8> | IPC2<2:0> |
    | Timer4 | 27 | 00004Ah | 00014Ah | IFS1<11> | IEC1<11> | IPC6<14:12> |
    | Timer5 | 28 | 00004Ch | 00014Ch | IFS1<12> | IEC1<12> | IPC7<2:0> |
    | UART1 Error | 65 | 000096h | 000196h | IFS4<1> | IEC4<1> | IPC16<6:4> |
    | UART1 Receiver | 11 | 00002Ah | 00012Ah | IFS0<11> | IEC0<11> | IPC2<14:12> |
    | UART1 Transmitter | 12 | 00002Ch | 00012Ch | IFS0<12> | IEC0<12> | IPC3<2:0> |
    | UART2 Error | 66 | 000098h | 000198h | IFS4<2> | IEC4<2> | IPC16<10:8> |
    | UART2 Receiver | 30 | 000050h | 000150h | IFS1<14> | IEC1<14> | IPC7<10:8> |
    | UART2 Transmitter | 31 | 000052h | 000152h | IFS1<15> | IEC1<15> | IPC7<14:12> |
    | UART3 Error | 81 | 0000B6h | 0001B6h | IFS5<1> | IEC5<1> | IPC20<6:4> |
    | UART3 Receiver | 82 | 0000B8h | 0001B8h | IFS5<2> | IEC5<2> | IPC20<10:8> |
    | UART3 Transmitter | 83 | 0000BAh | 0001BAh | IFS5<3> | IEC5<3> | IPC20<14:12> |
    | UART4 Error | 87 | 0000C2h | 0001C2h | IFS5<7> | IEC5<7> | IPC21<14:12> |
    | UART4 Receiver | 88 | 0000C4h | 0001C4h | IFS5<8> | IEC5<8> | IPC22<2:0> |
    | UART4 Transmitter | 89 | 0000C6h | 0001C6h | IFS5<9> | IEC5<9> | IPC22<6:4> |
    | USB Interrupt | 86 | 0000C0h | 0001C0h | IFS5<6> | IEC5<6> | IPC21<10:8> |

    ### 6.3 Interrupt Control and Status Registers

    The PIC24FJ256GB110 family of devices implements a total of 36 registers for the interrupt controller:

    - INTCON1
    - INTCON2
    - IFS0 through IFS5
    - IEC0 through IEC5
    - IPC0 through IPC23 (except IPC14 and IPC17)

    Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.
    The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or an external signal, and is cleared via software.
    The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.
    The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

    The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 6-2. For example, the INT0 (External Interrupt 0 ) is shown as having a vector number and a natural order priority of 0 . Thus, the INTOIF status bit is found in IFSO<0>, the INTOIE enable bit in IECO<0> and the INTOIP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).
    Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL2:IPLO bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.
    The CORCON register contains the IPL3 bit, which, together with IPL2:IPL0, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

    All interrupt registers are described in Register 6-1 through Register 6-38, in the following pages.

    ## REGISTER 6-1: SR: ALU STATUS REGISTER (IN CPU)

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | $D^{(1)}$ |
    | bit 15 |  |  |  |  |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | $\mathrm{IPL2}{ }^{(2,3)}$ | $\mathrm{IPL} 1^{(2,3)}$ | $\mathrm{PLL} 0^{(2,3)}$ | RA ${ }^{(1)}$ | $\mathrm{N}^{(1)}$ | OV ${ }^{(1)}$ | $\mathrm{Z}^{(1)}$ | $C^{(1)}$ |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared |

    bit 7-5 IPL2:IPL0: CPU Interrupt Priority Level Status bits ${ }^{(2,3)}$
    111 = CPU interrupt priority level is 7 (15). User interrupts disabled.
    $110=$ CPU interrupt priority level is 6 (14)
    $101=$ CPU interrupt priority level is 5 (13)
    $100=$ CPU interrupt priority level is 4 (12)
    011 = CPU interrupt priority level is 3 (11)
    $010=$ CPU interrupt priority level is 2 (10)
    001 = CPU interrupt priority level is 1 (9)
    $000=$ CPU interrupt priority level is 0 (8)
    Note 1: See Register 2-1 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
    2: The IPL bits are concatenated with the IPL3 bit (CORCON $<3>$ ) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 $=1$.
    3: The IPL Status bits are read-only when NSTDIS $($ INTCON1<15>) $=1$.

    ## REGISTER 6-2: CORCON: CPU CONTROL REGISTER

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | U-0 | U-0 | U-0 | U-0 | R/C-0 | R/W-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | IPL3 ${ }^{(2)}$ | $\mathrm{PSV}{ }^{(1)}$ | - | - |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


    | Legend: | $C=$ Clearable bit |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0 '=$ Bit is cleared |

    bit $3 \quad$ IPL3: CPU Interrupt Priority Level Status bit ${ }^{(2)}$
    $1=$ CPU interrupt priority level is greater than 7
    $0=$ CPU interrupt priority level is 7 or less
    Note 1: See Register 2-2 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
    2: The IPL3 bit is concatenated with the IPL2:IPL0 bits ( $\mathrm{SR}<7: 5>$ ) to form the CPU interrupt priority level.

    ## PIC24FJ256GB110 FAMILY

    ## REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1

    | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | NSTDIS | - | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |
    | bit 8 |  |  |  |  |  |  |  |


    | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | MATHERR | ADDRERR | STKERR | OSCFAIL | - |
    | bit 7 |  |  |  | bit 0 |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

    bit 15 NSTDIS: Interrupt Nesting Disable bit
    1 = Interrupt nesting is disabled
    $0=$ Interrupt nesting is enabled
    bit 14-5 Unimplemented: Read as ' 0 '
    bit 4 MATHERR: Arithmetic Error Trap Status bit
    1 = Overflow trap has occurred
    0 = Overflow trap has not occurred
    bit 3 ADDRERR: Address Error Trap Status bit
    1 = Address error trap has occurred
    $0=$ Address error trap has not occurred
    bit 2 STKERR: Stack Error Trap Status bit
    1 = Stack error trap has occurred
    0 = Stack error trap has not occurred
    bit 1 OSCFAIL: Oscillator Failure Trap Status bit
    1 = Oscillator failure trap has occurred
    $0=$ Oscillator failure trap has not occurred
    bit $0 \quad$ Unimplemented: Read as ' 0 '

    REGISTER 6-4: INTCON2: INTERRUPT CONTROL REGISTER 2

    | R/W-0 | R-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | ALTIVT | DISI | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |
    | bit 8 |  |  |  |  |  |  |  |


    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | INT2EP | INT1EP | INT0EP |
    | bit 7 |  |  |  | bit 0 |  |  |  |

    Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

    bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit
    1 = Use Alternate Interrupt Vector Table $0=$ Use standard (default) vector table
    bit 14
    bit 13-3
    DISI: DISI Instruction Status bit
    $1=$ DISI instruction is active
    $0=$ DISI instruction is not active
    bit 2
    bit $1 \quad$ INT1EP: External Interrupt 1 Edge Detect Polarity Select bit
    bit 0
    Unimplemented: Read as ' 0 '
    INT2EP: External Interrupt 2 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    0 = Interrupt on positive edge

    1 = Interrupt on negative edge
    0 = Interrupt on positive edge
    INTOEP: External Interrupt 0 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    $0=$ Interrupt on positive edge

    ## PIC24FJ256GB110 FAMILY

    REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | AD1IF | U1TXIF | U1RXIF | SPI1IF | SPF1IF | T3IF |
    | bit 15 |  |  | bit 8 |  |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
    | T2IF | OC2IF | IC2IF | - | T1IF | OC1IF | IC1IF | INTOIF |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemente | as ' 0 ' |
    | :---: | :---: | :---: | :---: |
    | -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


    | bit 15-14 | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 13 | AD1IF: A/D Conversion Complete Interrupt Flag Status bit <br> $1=$ Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 12 | U1TXIF: UART1 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred $0=$ Interrupt request has not occurred |
    | bit 11 | U1RXIF: UART1 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 10 | SPI1IF: SPI1 Event Interrupt Flag Status bit 1 = Interrupt request has occurred $0=$ Interrupt request has not occurred |
    | bit 9 | SPF1IF: SPI1 Fault Interrupt Flag Status bit 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 8 | T3IF: Timer3 Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 7 | T2IF: Timer2 Interrupt Flag Status bit 1 = Interrupt request has occurred $0=$ Interrupt request has not occurred |
    | bit 6 | OC2IF: Output Compare Channel 2 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 5 | IC2IF: Input Capture Channel 2 Interrupt Flag Status bit <br> $1=$ Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 4 | Unimplemented: Read as '0' |
    | bit 3 | T1IF: Timer1 Interrupt Flag Status bit 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 2 | OC1IF: Output Compare Channel 1 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 1 | IC1IF: Input Capture Channel 1 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 0 | INTOIF: External Interrupt 0 Flag Status bit <br> $1=$ Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |

    REGISTER 6-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | - |
    | bit 15 |  |  |  |  |  |  | bit 8 |
    | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | IC8IF | IC7IF | - | INT1IF | CNIF | CMIF | MI2C1IF | SI2C1IF |
    | bit 7 |  |  |  |  |  |  | bit 0 |
    | Legend: |  |  |  |  |  |  |  |
    | $\mathrm{R}=$ Readable bit <br> -n = Value at POR |  | $\begin{aligned} & \text { W }=\text { Writable bit } \\ & \text { ' } 1 \text { ' }=\text { Bit is set } \end{aligned}$ |  | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |  |  |  |
    |  |  | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |  |

    bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit $1=$ Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 12 T5IF: Timer5 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 11 T4IF: Timer4 Interrupt Flag Status bit $1=$ Interrupt request has occurred $0=$ Interrupt request has not occurred
    bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred $0=$ Interrupt request has not occurred
    bit $9 \quad$ OC3IF: Output Compare Channel 3 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $8 \quad$ Unimplemented: Read as ' 0 '
    bit $7 \quad$ IC8IF: Input Capture Channel 8 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $6 \quad$ IC7IF: Input Capture Channel 7 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 5
    Unimplemented: Read as ' 0 '
    bit $4 \quad$ INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 3 CNIF: Input Change Notification Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 2 CMIF: Comparator Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 1 MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $0 \quad$ SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred

    ## PIC24FJ256GB110 FAMILY

    ## REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | PMPIF | OC8IF | OC7IF | OC6IF | OC5IF | IC6IF |
    | bit 15 |  |  | bit 8 |  |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | IC5IF | IC4IF | IC3IF | - | - | - | SPI2IF | SPF2IF |
    | bit 7 |  |  |  | bit 0 |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

    bit 15-14 Unimplemented: Read as ' 0 '
    bit 13 PMPIF: Parallel Master Port Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 12 OC8IF: Output Compare Channel 8 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 11 OC7IF: Output Compare Channel 7 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 10 OC6IF: Output Compare Channel 6 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 9 OC5IF: Output Compare Channel 5 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 8 IC6IF: Input Capture Channel 6 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $7 \quad$ IC5IF: Input Capture Channel 5 Interrupt Flag Status bit
    $1=$ Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $6 \quad$ IC4IF: Input Capture Channel 4 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $5 \quad$ IC3IF: Input Capture Channel 3 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 4-2 Unimplemented: Read as ' 0 '
    bit $1 \quad$ SPI2IF: SPI2 Event Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $0 \quad$ SPF2IF: SPI2 Fault Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred

    REGISTER 6-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

    | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | RTCIF | - | - | - | - | - | - |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 |
    | - | INT4IF | INT3IF | - | - | MI2C2IF | SI2C2IF | - |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | s '0' |
    | :---: | :---: | :---: | :---: |
    | -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=$ Bit is unknown |


    | bit 15 | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 14 | RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 13-7 | Unimplemented: Read as ' 0 ' |
    | bit 6 | INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 5 | INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 4-3 | Unimplemented: Read as '0' |
    | bit 2 | MI2C2IF: Master I2C2 Event Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 1 | SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 0 | Unimplemented: Read as ' 0 ' |

    ## PIC24FJ256GB110 FAMILY

    REGISTER 6-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

    | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | CTMUIF | - | - | - | - | LVDIF |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 |  |  |  |  |  |  |  | U-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemente | as ' 0 ' |
    | :---: | :---: | :---: | :---: |
    | -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


    | bit 15-14 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 13 | CTMUIF: CTMU Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 12-9 | Unimplemented: Read as ' 0 ' |
    | bit 8 | LVDIF: Low-Voltage Detect Interrupt Flag Status bit |
    |  | $0=$ Interrupt request has not occurred |
    | bit 7-4 | Unimplemented: Read as ' 0 ' |
    | bit 3 | CRCIF: CRC Generator Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 2 | U2ERIF: UART2 Error Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | 0 = Interrupt request has not occurred |
    | bit 1 | U1ERIF: UART1 Error Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 0 | Unimplemented: Read as '0' |

    REGISTER 6-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | IC9IF | OC9IF | SPI3IF | SPF3IF | U4TXIF | U4RXIF |
    | bit 15 |  |  |  |  |  |  |  |
    | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 <br> U4ERIF USB1IF MI2C3IF SI2C3IF U3TXIF U3RXIF U3ERIF - <br> bit 7        |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

    bit 15-14 Unimplemented: Read as ' 0 '
    bit 13 IC9IF: Input Capture Channel 9 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 12 OC9IF: Output Compare Channel 9 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 11 SPI3IF: SPI3 Event Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit 10 SPF3IF: SPI3 Fault Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $9 \quad$ U4TXIF: UART4 Transmitter Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 8 U4RXIF: UART4 Receiver Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit $7 \quad$ U4ERIF: UART4 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $6 \quad$ USB1IF: USB1 (USB OTG) Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 5 MI2C3IF: Master I2C3 Event Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit $4 \quad$ SI2C3IF: Slave I2C3 Event Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $3 \quad$ U3TXIF: UART3 Transmitter Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 2 U3RXIF: UART3 Receiver Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit 1 U3ERIF: UART3 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $0 \quad$ Unimplemented: Read as ' 0 '

    ## PIC24FJ256GB110 FAMILY

    ## REGISTER 6-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | AD1IE | U1TXIE | U1RXIE | SPI1IE | SPF1IE | T3IE |
    | bit 15 |  |  |  |  |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
    | T2IE | OC2IE | IC2IE | - | T1IE | OC1IE | IC1IE | INTOIE |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

    bit 15-14 Unimplemented: Read as ' 0 '
    bit 13 AD1IE: A/D Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 11 U1RXIE: UART1 Receiver Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 10 SPI1IE: SPI1 Transfer Complete Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $9 \quad$ SPF1IE: SPI1 Fault Interrupt Enable bit
    1 = Interrupt request enabled
    0 = Interrupt request not enabled
    bit $8 \quad$ T3IE: Timer3 Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $7 \quad$ T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled
    bit $6 \quad$ OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled
    bit $5 \quad$ IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled
    bit $4 \quad$ Unimplemented: Read as ' 0 '
    bit $3 \quad$ T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled
    bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled
    bit $1 \quad$ IC1IE: Input Capture Channel 1 Interrupt Enable bit $1=$ Interrupt request enabled $0=$ Interrupt request not enabled
    bit $0 \quad$ INTOIE: External Interrupt 0 Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled

    ## REGISTER 6-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | U2TXIE | U2RXIE | INT2IE $^{(1)}$ | T5IE | T4IE | OC4IE | OC3IE | - |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | IC8IE | IC7IE | - | INT1IE $^{(1)}$ | CNIE | CMIE | MI2C1IE | SI2C1IE |
    | bit 7 |  |  |  | bit 0 |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |

    ## bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit

    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 13 INT2IE: External Interrupt 2 Enable bit ${ }^{(1)}$
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 12
    T5IE: Timer5 Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 11 T4IE: Timer4 Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $9 \quad$ OC3IE: Output Compare Channel 3 Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $8 \quad$ Unimplemented: Read as ' 0 '
    bit $7 \quad$ IC8IE: Input Capture Channel 8 Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $6 \quad$ IC7IE: Input Capture Channel 7 Interrupt Enable bit
    $1=$ Interrupt request enabled
    0 = Interrupt request not enabled
    bit $5 \quad$ Unimplemented: Read as ' 0 '
    bit $4 \quad$ INT1IE: External Interrupt 1 Enable bit ${ }^{(1)}$
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 3 CNIE: Input Change Notification Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $2 \quad$ CMIE: Comparator Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or PRIx pin. See Section 9.4 "Peripheral Pin Select" for more information.

    ## PIC24FJ256GB110 FAMILY

    ## REGISTER 6-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

    bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $0 \quad$ SI2C1IE: Slave I2C1 Event Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or PRIx pin. See Section 9.4 "Peripheral Pin Select" for more information.

    ## REGISTER 6-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | PMPIE | OC8IE | OC7IE | OC6IE | OC5IE | IC6IE |
    | bit 15 |  |  | bit 8 |  |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
    | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
    | IC5IE | IC4IE | IC3IE | - | - | - | SPI2IE | SPF2IE |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown

    bit 15-14 Unimplemented: Read as ' 0 '
    bit 13 PMPIE: Parallel Master Port Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 12 OC8IE: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 11 OC7IE: Output Compare Channel 7 Interrupt Enable bit 1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 10 OC6IE: Output Compare Channel 6 Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $9 \quad$ OC5IE: Output Compare Channel 5 Interrupt Enable bit
    1 = Interrupt request enabled
    0 = Interrupt request not enabled
    bit $8 \quad$ IC6IE: Input Capture Channel 6 Interrupt Enable bit
    $1=$ Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $7 \quad$ IC5IE: Input Capture Channel 5 Interrupt Enable bit
    $1=$ Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $6 \quad$ IC4IE: Input Capture Channel 4 Interrupt Enable bit
    $1=$ Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $5 \quad$ IC3IE: Input Capture Channel 3 Interrupt Enable bit
    $1=$ Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 4-2 Unimplemented: Read as ' 0 '
    bit 1 SPI2IE: SPI2 Event Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $0 \quad$ SPF2IE: SPI2 Fault Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled

    ## PIC24FJ256GB110 FAMILY

    ## REGISTER 6-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

    | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | RTCIE | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | INT4IE $^{(1)}$ | INT3IE $^{(\mathbf{1 )}}$ | - | - | MI2C2IE | SI2C2IE | - |
    | bit 7 |  |  |  | bit 0 |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0 '=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14 | RTCIE: Real-Time Clock/Calendar Interrupt Enable bit <br> 1 = Interrupt request enabled <br> 0 = Interrupt request not enabled |
    | bit 13-7 | Unimplemented: Read as '0' |
    | bit 6 | INT4IE: External Interrupt 4 Enable bit ${ }^{(1)}$ <br> 1 = Interrupt request enabled <br> $0=$ Interrupt request not enabled |
    | bit 5 | INT3IE: External Interrupt 3 Enable bit ${ }^{(1)}$ <br> 1 = Interrupt request enabled <br> 0 = Interrupt request not enabled |
    | bit 4-3 | Unimplemented: Read as ' 0 ' |
    | bit 2 | MI2C2IE: Master I2C2 Event Interrupt Enable bit $\begin{aligned} & 1=\text { Interrupt request enabled } \\ & 0=\text { Interrupt request not enabled } \end{aligned}$ |
    | bit 1 | SI2C2IE: Slave I2C2 Event Interrupt Enable bit $\begin{aligned} & 1=\text { Interrupt request enabled } \\ & 0=\text { Interrupt request not enabled } \end{aligned}$ |
    | bit 0 | Unimplemented: Read as '0' |

    Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or PRIx pin. See Section 9.4 "Peripheral Pin Select" for more information.

    REGISTER 6-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

    | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | CTMUIE | - | - | - | - | LVDIE |


    | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | CRCIE | U2ERIE | U1ERIE | - |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    | bit 15-14 | Unimplemented: Read as ' 0 ' |
    | :--- | :--- |
    | bit 13 | CTMUIE: CTMU Interrupt Enable bit |
    |  | $1=$ Interrupt request enabled |
    |  | $0=$ Interrupt request not enabled |

    bit 12-9 Unimplemented: Read as ' 0 '
    bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit
    1 = Interrupt request enabled
    0 = Interrupt request not enabled
    bit 7-4 Unimplemented: Read as ' 0 '
    bit 3 CRCIE: CRC Generator Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 2 U2ERIE: UART2 Error Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit 1 U1ERIE: UART1 Error Interrupt Enable bit
    1 = Interrupt request enabled
    $0=$ Interrupt request not enabled
    bit $0 \quad$ Unimplemented: Read as ' 0 '

    ## PIC24FJ256GB110 FAMILY

    REGISTER 6-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

    | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | IC9IE | OC9IE | SPI3IE | SPF3IE | U4TXIE | U4RXIE |
    | bit 15 |  |  |  |  |  |  | bit 8 |
    |  |  |  |  |  |  |  |  |
    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | U4ERIE | USB1IE | MI2C3IE | SI2C3IE | U3TXIE | U3RXIE | U3ERIE | bit 0 |
    | bit 7 |  |  |  |  |  |  |  |
    |  |  |  |  |  |  |  |  |
    | Legend: |  |  |  |  |  |  |  |
    | $\mathrm{R}=$ Readable bit |  | W $=$ Writable bit |  | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |  |  |  |
    | -n = Value a |  |  |  | ' 0 ' = Bit is cleared |  | $\mathrm{x}=$ Bit is unknown |  |


    | bit 15-14 | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 13 | IC9IE: Input Capture Channel 9 Interrupt Enable bit 1 = Interrupt request enabled <br> 0 = Interrupt request not enabled |
    | bit 12 | OC9IE: Output Compare Channel 9 Interrupt Enable bit 1 = Interrupt request enabled <br> $0=$ Interrupt request not enabled |
    | bit 11 | SPI3IE: SPI3 Event Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled |
    | bit 10 | SPF3IE: SPI3 Fault Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled |
    | bit 9 | U4TXIE: UART4 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled |
    | bit 8 | U4RXIE: UART4 Receiver Interrupt Enable bit <br> 1 = Interrupt request enabled <br> 0 = Interrupt request not enabled |
    | bit 7 | U4ERIE: UART4 Error Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled |
    | bit 6 | USB1IE: USB1 (USB OTG) Interrupt Enable bit <br> 1 = Interrupt request enabled <br> $0=$ Interrupt request not enabled |
    | bit 5 | MI2C3IE: Master I2C3 Event Interrupt Enable bit 1 = Interrupt request enabled <br> $0=$ Interrupt request not enabled |
    | bit 4 | SI2C3IE: Slave I2C3 Event Interrupt Enable bit <br> 1 = Interrupt request enabled <br> $0=$ Interrupt request not enabled |
    | bit 3 | U3TXIE: UART3 Transmitter Interrupt Enable bit 1 = Interrupt request enabled $0=$ Interrupt request not enabled |
    | bit 2 | U3RXIE: UART3 Receiver Interrupt Enable bit 1 = Interrupt request enabled <br> 0 = Interrupt request not enabled |
    | bit 1 | U3ERIE: UART3 Error Interrupt Enable bit 1 = Interrupt request enabled <br> $0=$ Interrupt request not enabled |
    | bit 0 | Unimplemented: Read as '0' |

    ## REGISTER 6-17: IPCO: INTERRUPT PRIORITY CONTROL REGISTER 0

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | T1IP2 | T1IP1 | T1IP0 | - | OC1IP2 | OC1IP1 | OC1IP0 |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | IC1IP2 | IC1IP1 | IC1IP0 | - | INTOIP2 | INTOIP1 | INT0IP0 |
    | bit 7 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14-12 | T1IP2:T1IP0: Timer1 Interrupt Priority bits |
    |  | $111=$ Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as ' 0 ' |
    | bit 10-8 | OC1IP2:OC1IP0: Output Compare Channel 1 Interrupt Priority bits |
    |  | $111=$ Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | IC1IP2:IC1IP0: Input Capture Channel 1 Interrupt Priority bits |
    |  | 111 = Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  |  |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | INTOIP2:INTOIPO: External Interrupt 0 Priority bits |
    |  | $111=$ Interrupt is priority 7 (highest priority interrupt) |
    |  |  |
    |  | - |
    |  | -001 |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |

    ## PIC24FJ256GB110 FAMILY

    REGISTER 6-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | T2IP2 | T2IP1 | T2IP0 | - | OC2IP2 | OC2IP1 | OC2IP0 |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | IC2IP2 | IC2IP1 | IC2IP0 | - | - | - | - |
    | bit 7 |  |  | bit 0 |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14-12 | T2IP2:T2IP0: Timer2 Interrupt Priority bits |
    |  | 111 = Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as '0' |
    | bit 10-8 | OC2IP2:OC2IP0: Output Compare Channel 2 Interrupt Priority bits |
    |  | 111 = Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | IC2IP2:IC2IP0: Input Capture Channel 2 Interrupt Priority bits |
    |  | 111 = Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - ${ }^{\text {c }}$ |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 3-0 | Unimplemented: Read as ' 0 ' |

    REGISTER 6-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | U1RXIP2 | U1RXIP1 | U1RXIP0 | - | SPI1IP2 | SPI1IP1 | SPI1IP0 |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | - | SPF1IP2 | SPF1IP1 | SPF1IP0 | - | T3IP2 | T3IP1 | T3IP0 |
    | bit 7 bit 0 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14-12 | U1RXIP2:U1RXIP0: UART1 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as '0' |
    | bit 10-8 | SPI1IP2:SPI1IP0: SPI1 Event Interrupt Priority bits $111=$ Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as '0' |
    | bit 6-4 | SPF1IP2:SPF1IP0: SPI1 Fault Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as '0' |
    | bit 2-0 | T3IP2:T3IP0: Timer3 Interrupt Priority bits <br> 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |

    ## PIC24FJ256GB110 FAMILY

    REGISTER 6-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 15 |  | bit 8 |  |  |  |  |  |


    | U-0 |  |  |  |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | R/W-1 |  |  |  |  |  |  | R/W-0 |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


    | bit 15-7 | Unimplemented: Read as ' 0 ' |
    | :--- | :--- |
    | bit 6-4 | AD1IP2:AD1IP0: A/D Conversion Complete Interrupt Priority bits |
    |  | $111=$ Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    | bit 3 | $000=$ Interrupt source is disabled |
    | bit 2-0 | Unimplemented: Read as ' 0 ' |
    |  | U1TXIP2:U1TXIP0: UART1 Transmitter Interrupt Priority bits |
    |  | 111 = Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |

    REGISTER 6-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | CNIP2 | CNIP1 | CNIP0 | - | CMIP2 | CMIP1 | CMIP0 |
    | bit 15 5 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | MI2C1P2 | MI2C1P1 | MI2C1P0 | - | SI2C1P2 | SI2C1P1 | SI2C1P0 |
    | bit 7 |  |  |  |  | bit 0 |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


    |  |  |
    | :---: | :---: |
    | bit 14-12 | CNIP2:CNIP0: Input Change Notification Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as '0' |
    | bit 10-8 | CMIP2:CMIP0: Comparator Interrupt Priority bits $111=$ Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as '0' |
    | bit 6-4 | MI2C1P2:MI2C1P0: Master I2C1 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as '0' |
    | bit 2-0 | SI2C1P2:SI2C1P0: Slave I2C1 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |

    ## PIC24FJ256GB110 FAMILY

    ## REGISTER 6-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | IC8IP2 | IC8IP1 | IC8IP0 | - | IC7IP2 | IC7IP1 | IC7IP0 |
    | bit 15 |  |  | bit 8 |  |  |  |  |


    | U-0 |  |  |  |  |  |  |  |  | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | INT1IP2 | INT1IP1 | INT1IP0 |  |  |  |  |  |  |  |  |
    | bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

    

    REGISTER 6-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | T4IP2 | T4IP1 | T4IP0 | - | OC4IP2 | OC4IP1 | OC4IP0 |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | OC3IP2 | OC3IP1 | OC3IP0 | - | - | - | - |
    | bit 7 |  |  | bit 0 |  |  |  |  |

    Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown


    | bit 15 | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 14-12 | T4IP2:T4IP0: Timer4 Interrupt Priority bits |
    |  | 111 = Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as '0' |
    | bit 10-8 | OC4IP2:OC4IP0: Output Compare Channel 4 Interrupt Priority bits |
    |  | $111=$ Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | 001 = Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as '0' |
    | bit 6-4 | OC3IP2:OC3IP0: Output Compare Channel 3 Interrupt Priority bits |
    |  | 111 = Interrupt is priority 7 (highest priority interrupt) |
    |  |  |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 3-0 | Unimplemented: Read as '0' |

    ## PIC24FJ256GB110 FAMILY

    REGISTER 6-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | U2TXIP2 | U2TXIP1 | U2TXIP0 | - | U2RXIP2 | U2RXIP1 | U2RXIP0 |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | INT2IP2 | INT2IP1 | INT2IP0 | - | T5IP2 | T5IP1 | T5IP0 |
    | bit 7 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    |  | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 14-12 | U2TXIP2:U2TXIP0: UART2 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as '0' |
    | bit 10-8 | U2RXIP2:U2RXIP0: UART2 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | INT2IP2:INT2IP0: External Interrupt 2 Priority bits $111=$ Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | T5IP2:T5IP0: Timer5 Interrupt Priority bits <br> $111=$ Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |

    ## REGISTER 6-25: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | SPI2IP2 | SPI2IP1 | SPI2IP0 | - | SPF2IP2 | SPF2IP1 | SPF2IP0 |
    | bit 7 |  |  |  |  | bit 0 |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad x=$ Bit is unknown |  |
    | :--- |


    | bit 15-7 | Unimplemented: Read as '0' |
    | :--- | :--- |
    | bit 6-4 | SPI2IP2:SPI2IPO: SPI2 Event Interrupt Priority bits |
    |  | $111=$ Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | SPF2IP2:SPF2IP0: SPI2 Fault Interrupt Priority bits |
    |  | $111=$ Interrupt is priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is priority 1 |
    |  | $000=$ Interrupt source is disabled |

    ## PIC24FJ256GB110 FAMILY

    ## REGISTER 6-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | IC5IP2 | IC5IP1 | IC5IP0 | - | IC4IP2 | IC4IP1 | IC4IP0 |
    | bit 15 |  |  |  |  |  |  |  |
    | U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 <br> - IC3IP2 IC3IP1 IC3IP0 - - - <br> bit 7       |  |  |  |  |  |  |  |$.$| U-0 |
    | :--- |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    |  |  |
    | :---: | :---: |
    | bit 14-12 | IC5IP2:IC5IP0: Input Capture Channel 5 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as '0' |
    | bit 10-8 | IC4IP2:IC4IP0: Input Capture Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | IC3IP2:IC3IP0: Input Capture Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) <br> $001=$ Interrupt is priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3-0 | Unimplemented: Read as ' 0 ' |

    REGISTER 6-27: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | OC7IP2 | OC7IP1 | OC7IP0 | - | OC6IP2 | OC6IP1 | OC6IP0 |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | - | OC5IP2 | OC5IP1 | OC5IP0 | - | IC6IP2 | IC6IP1 | IC6IP0 |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared |

    ```
    bit 15 Unimplemented: Read as '0'
    bit 14-12 OC7IP2:OC7IP0: Output Compare Channel ```

