

Dual-Channel, Digital Isolators, Enhanced System-Level ESD Reliability ADuM3200/ADuM3201

FEATURES

Enhanced system-level ESD performance per IEC 61000-4-x Narrow body, 8-lead SOIC, Pb-free package Low power operation **5 V operation** 1.6 mA per channel maximum @ 0 Mbps to 2 Mbps 3.7 mA per channel maximum @ 10 Mbps 7.5 mA per channel maximum @ 25 Mbps **3 V operation** 1.4 mA per channel maximum @ 0 Mbps to 2 Mbps 2.4 mA per channel maximum @ 10 Mbps 4.6 mA per channel maximum @ 25 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 105°C High data rate: dc to 25 Mbps (NRZ) **Precise timing characteristics** 3 ns maximum pulse-width distortion 3 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 **CSA Component Acceptance Notice #5A VDE Certificate of Conformity** DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 DIN EN 60950 (VDE 0805): 2001-12; DIN EN 60950: 2000 VIORM = 560 V peak

APPLICATIONS

Size-critical multichannel isolation SPI® interface/data converter isolation RS-232/RS-422/RS-485 transceiver isolation Digital field bus isolation

GENERAL DESCRIPTION

The ADuM320x¹ are dual-channel, digital isolators based on Analog Devices' *i*Coupler[®] technology. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM320x isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). Both parts operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. The ADuM320x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

In comparison to the ADuM120x isolators, the ADuM320x isolators contain various circuit and layout changes to provide increased capability relative to system-level IEC 61000-4-x testing (ESD, burst, surge). The precise capability in these tests for either the ADuM120x or ADuM320x products is strongly determined by the design and layout of the user's board or module. For more information, see Application Note AN-793, ESD/Latch-Up Considerations with *i*Coupler Isolation Products.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; and other pending patents.




Figure 1. ADuM3200 Functional Block Diagram

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




Figure 2. ADuM3201 Functional Block Diagram

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

FUNCTIONAL BLOCK DIAGRAMS

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagrams	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Operation	3
Electrical Characteristics—3 V Operation	5
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation	7
Package Characteristics	10
Regulatory Information	10
Insulation and Safety-Related Specifications	10
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics	11

Recommended Operating Conditions 11
Absolute Maximum Ratings 12
ESD Caution12
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Application Information15
PC Board Layout 15
System-Level ESD Considerations and Enhancements 15
Propagation Delay-Related Parameters15
DC Correctness and Magnetic Field Immunity15
Power Consumption
Outline Dimensions17
Ordering Guide17

REVISION HISTORY

7/06—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. 4.5 V \leq V_{DD1} \leq 5.5 V, 4.5 V \leq V_{DD2} \leq 5.5 V. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 5 V.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I _{DDI (Q)}		0.4	0.8	mA	
Output Supply Current, per Channel, Quiescent	IDDO (Q)		0.5	0.6	mA	
ADuM3200, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		1.3	1.7	mA	DC to 1 MHz logic signal free
V _{DD2} Supply Current	IDD2 (Q)		1.0	1.6	mA	DC to 1 MHz logic signal free
10 Mbps (BR and CR Grades Only)						
VDD1 Supply Current	I _{DD1 (10)}		3.5	4.6	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (10)}		1.7	2.8	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V _{DD1} Supply Current	I _{DD1 (25)}		7.7	10.0	mA	12.5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (25)}		3.1	3.9	mA	12.5 MHz logic signal freq.
ADuM3201, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		1.1	1.5	mA	DC to 1 MHz logic signal free
VDD2 Supply Current	IDD2 (Q)		1.3	1.8	mA	DC to 1 MHz logic signal free
10 Mbps (BR and CR Grades Only)						
VDD1 Supply Current	I _{DD1 (10)}		2.6	3.4	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (10)}		3.1	4.0	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V _{DD1} Supply Current	I _{DD1 (25)}		5.3	6.8	mA	12.5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (25)}		6.4	8.3	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μA	$0 \leq V_{IA}, V_{IB} \leq V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	0.7 V _{DD1} , V _{DD2}			V	
Logic Low Input Threshold	VIL			0.3 V _{DD1} , V _{DD2}	V	
Logic High Output Voltages	Voah	V _{DD1} , V _{DD2} - 0.1	5.0		V	$I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
	Vobh	V _{DD1} , V _{DD2} – 0.5	4.8		V	$I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$
Logic Low Output Voltages	VOAL		0.0	0.1	V	$I_{\text{Ox}} = 20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
	Vobl		0.04	0.1	V	$I_{Ox} = 400 \ \mu A$, $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM320xAR						
Minimum Pulse Width ²	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ³		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁴	tphl, tplh	20		150	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse-Width Distortion, tplh – tphl ⁴	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁵	tрsк			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁶	t _{PSKCD/OD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		10		ns	$C_L = 15 \text{ pF}$, CMOS signal levels

ParameterSymbolMinTypMaxUnitTest ConditionsADUM320xBRMinimum Pulse Width2PW100nsC. = 15 pF, CMOS signal levelsMaximum Data Rate3PW10msC. = 15 pF, CMOS signal levelsPropagation Delay4tbHr, tbH2050nsC. = 15 pF, CMOS signal levelsPulse-Width Distortion, tbur - tbH 4PWD3nsC. = 15 pF, CMOS signal levelsPropagation Delay Skew6tbKrtsKr15nsC. = 15 pF, CMOS signal levelsPropagation Delay Skew6tbKrtsKr15nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6tsKr15nsC. = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)ta/tr2.5nsC. = 15 pF, CMOS signal levelsADuM320xCRtb/str2.550MbpsC. = 15 pF, CMOS signal levelsPulse-Width Distortion, tbur - tbH 4PWD2040nsC. = 15 pF, CMOS signal levelsPulse-Width Distortion, tbur - tbH2045nsC. = 15 pF, CMOS signal levelsPropagation Delay4tbHtsH2045nsC. = 15 pF, CMOS signal levelsPulse-Width Distortion, tbur - tbHPWD3nsC. = 15 pF, CMOS signal levelsPropagation Delay4tbHtsH2550MbpsC. = 15 pF, CMOS signal levelsPropagation Delay5tstortion, tbur - tbHtsH3nsC. = 15 pF, CMOS signal lev							r
Minimum Pulse Width ² Maximum Data Rate ³ PW10nsC _u = 15 pF, CMOS signal levels MbpsPropagation Delay ⁴ Pulse-Width Distortion, [t _{Dut} - t _{PHL}] ⁴ Change vs. Temperature Propagation Delay Skew ⁵ Channel-to-Channel Matching, Codirectional Channels ⁶ 10nsC _u = 15 pF, CMOS signal levels ps/°CPropagation Delay Skew ⁵ Channel-to-Channel Matching, Codirectional Channels ⁶ tr _{SK} 15nsC _u = 15 pF, CMOS signal levels ps/°CChannel-to-Channel Matching, Codirectional Channels ⁶ tr _{SKD} 3nsC _u = 15 pF, CMOS signal levels ps/°COutput Rise/Fall Time (10% to 90%) Propagation Delay Skew ⁵ t _a /tr2.5nsC _u = 15 pF, CMOS signal levels ps/°CADuM320xCR Minimum Pulse Width ² Propagation Delay ⁴ PW2040nsC _u = 15 pF, CMOS signal levels ps/°CPropagation Delay ⁴ Propagation Delay ⁴ tr _u , t _{bul} t _{bul} 2045nsC _u = 15 pF, CMOS signal levels (Channel-to-Channel Matching, propagation Delay ⁴ Propagation Delay ⁴ Propagation Delay ⁴ tr _u , t _{bul} 2045nsC _u = 15 pF, CMOS signal levels (Channel-to-Channel Matching, Codirectional Channels ⁶ Channel-to-Channel Matching, Codirectional Channels ⁶ t _{bulk} 15nsC _u = 15 pF, CMOS signal levels (Channel-to-Channel Matching, Codirectional Channels ⁶ Propagation Delay Skew ⁵ t _{bulk} t _{bulk} t _{bulk} 15nsC _u = 15 pF, CMOS signal levels (Channel-to-Channel Matching, Codirectional Channels ⁶ Channel	Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Maximum Data Rate ³ 10MbpsC _s = 15 pf, CMOS signal levelsPropagation Delay ⁴ t _{Pin} , t _{PiH} 2050nsC _s = 15 pf, CMOS signal levelsPulse-Width Distortion, [t _{PiH} - t _{Pin}] ⁴ PWD3nsC _s = 15 pf, CMOS signal levelsPropagation Delay Skew ⁵ t _{PSK} 15nsC _s = 15 pf, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels ⁶ t _{PSKOD} 3nsC _s = 15 pf, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels ⁶ t _{PSKOD} 15nsC _s = 15 pf, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) Maximum Data Rate ³ t _{PSKOD} 15nsC _s = 15 pf, CMOS signal levelsPropagation Delay Skew ⁵ t _{PNL} , t _{PLH} 2040nsC _s = 15 pf, CMOS signal levelsPropagation Delayt _{PNL} , t _{PLH} 2040nsC _s = 15 pf, CMOS signal levelsAbuM320KRtria, t _{PLH} 2045nsC _s = 15 pf, CMOS signal levelsPropagation Delayt _{PNL} , t _{PLH} 2045nsC _s = 15 pf, CMOS signal levelsPropagation Delayt _{PNL} , t _{PLH} 2045nsC _s = 15 pf, CMOS signal levelsPropagation Delay Skew ⁵ t _{PNL} , t _{PLH} 2045nsC _s = 15 pf, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels ⁶ t _{PNL} , t _{PLH} 25nsC _s = 15 pf, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels ⁶ t _{PNL} t _{PNL} 15	ADuM320xBR						
Propagation Delaydtent, tent2050nsC, = 15 pF, CMOS signal levelsPulse-Width Distortion, [turn - tent]dPWD3nsC, = 15 pF, CMOS signal levelsPropagation Delay Skewbtesk5nsC, = 15 pF, CMOS signal levelsPropagation Delay Skewbtesk3nsC, = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channelsbtesk3nsC, = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channelsbtesk15nsC, = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)te/tr2.5nsC, = 15 pF, CMOS signal levelsADuM320xCRMaximum Data Rate32550MbpsC, = 15 pF, CMOS signal levelsPropagation Delaydtent, tent2045nsC, = 15 pF, CMOS signal levelsPulse-Width Distortion, [turn - tent]dPWD3nsC, = 15 pF, CMOS signal levelsPropagation Delaydtent, tent2045nsC, = 15 pF, CMOS signal levelsPropagation Delaystent, tent2045nsC, = 15 pF, CMOS signal levelsPropagation Delaystent, tent2045nsC, = 15 pF, CMOS signal levelsPropagation Delay Skewbtent, tent2045nsC, = 15 pF, CMOS signal levelsPropagation Delay Skewbtent, tent255nsC, = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channelsbtesk15 </td <td>Minimum Pulse Width²</td> <td>PW</td> <td></td> <td></td> <td>100</td> <td>ns</td> <td>$C_L = 15 \text{ pF}$, CMOS signal levels</td>	Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD3nsC ₁ = 15 pF, CMOS signal levelsPropagation Delay Skew ³ tr _{PSK} 15nsC ₁ = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels ⁶ tr _{PSKOD} 3nsC ₁ = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels ⁶ tr _{PSKOD} 15nsC ₁ = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) Maximum Data Rate ³ tr _{PKCD} 2040nsC ₁ = 15 pF, CMOS signal levelsPropagation Delaytr _{PHL} + t _{PHL} 2040nsC ₁ = 15 pF, CMOS signal levelsPropagation Delaytr _{PHL} + t _{PHL} 2045nsC ₁ = 15 pF, CMOS signal levelsPropagation Delay Skew ³ tr _{PHL} + t _{PHL} 2045nsC ₁ = 15 pF, CMOS signal levelsPropagation Delay Skew ³ tr _{PHL} 2045nsC ₁ = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels ⁶ tr _{PHL} 2045nsC ₁ = 15 pF, CMOS signal levelsPropagation Delay Skew ³ tr _{PHL} tr _{PHL} 3nsC ₁ = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels ⁶ tr _{PSKD} 15nsC ₁ = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels ⁶ tr _{PSKD} 15nsC ₁ = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels ⁶ tr _{PSKD} 15ns <td>Maximum Data Rate³</td> <td></td> <td>10</td> <td></td> <td></td> <td>Mbps</td> <td>$C_L = 15 \text{ pF}$, CMOS signal levels</td>	Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Propagation Delay ⁴	tphl, tplh	20		50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels6teskcp3ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels6teskcp15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Output Rise/Fall Time (10% to 90%)tr/tr2.5ns $C_L = 15 \text{ pF, CMOS signal levels}$ ADuM320xCRMinimum Pulse Width2PW2.040ns $C_L = 15 \text{ pF, CMOS signal levels}$ Maximum Data Rate32550Mbps $C_L = 15 \text{ pF, CMOS signal levels}$ Propagation Delay4test_L, tetH2045ns $C_L = 15 \text{ pF, CMOS signal levels}$ Pulse-Width Distortion, $ te_{LH} - test_{L} ^4$ PWD3ns $C_L = 15 \text{ pF, CMOS signal levels}$ Propagation Delay4test_x besk15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Codirectional Channels6tesk15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels6teskco15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels6teskco15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels6teskco15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels6teskco15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Codirectional Channels6teskco15ns $C_L = 15 pF, CMOS si$	Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Codirectional Channelsteskop15ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Rise/Fall Time (10% to 90%)te/tr2.5ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Minimum Pulse Width ² PW2040ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Maximum Data Rate ³ 2550Mbps $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay ⁴ teHL, teLH2045ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Pulse-Width Distortion, teLH - teHL ⁴ PWD3ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay Skew ⁵ tesk5ps/°C $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay Skew ⁵ tesk15ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Codirectional Channels ⁶ teskcD3ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels ⁶ teskcD3ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Output Rise/Fall Time (10% to 90%)te/tr2.5ns $C_{L} = 15 \text{ pF}, CMOS \text{ signal levels}$ Common-Mode Transient Immunity at Logic Ling Output ⁷ [CM _L]2535kV/µs $V_{N} = V_{ODI}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Ling Output ⁷ [CM _L]2535kV/µs $V_{N} = 0.V, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunit	Propagation Delay Skew ⁵	t _{PSK}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Opposing Directional Channels6Number of the probability of the		t pskcd			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM320xCR Minimum Pulse Width²PW2040nsCL = 15 pF, CMOS signal levelsMaximum Data Rate³2550MbpsCL = 15 pF, CMOS signal levelsSPropagation Delay4tPHL, tPLH2045nsCL = 15 pF, CMOS signal levelsPulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD3nsCL = 15 pF, CMOS signal levelsChange vs. TemperaturePWD3nsCL = 15 pF, CMOS signal levelsPropagation Delay Skew5trsk15nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6trskcD3nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels6trskcD15nsCL = 15 pF, CMOS signal levelsFor All ModelstrskcD15nsCL = 15 pF, CMOS signal levelstrskcDCommon-Mode Transient Immunity at Logic High Output7[CML]2535kV/µsVk = V_{DD1}, V_{DD2}, V_{CM} = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Liow Output7[CML]2535kV/µsVix = 0 V, V_{CM} = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel*fr1.2MbpsVix = 0.4Input Dynamic Supply Current, per Channel*IDDI(D)0.19mA/MbpsImmunel*		t _{PSKOD}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Minimum Pulse Width ² PW2040nsCL = 15 pF, CMOS signal levelsMaximum Data Rate ³ 2550MbpsCL = 15 pF, CMOS signal levelsCL = 15 pF, CMOS signal levelsPropagation Delay ⁴ tPHL, tPLH2045nsCL = 15 pF, CMOS signal levelsPulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD3nsCL = 15 pF, CMOS signal levelsChange vs. Temperature5ps/°CCL = 15 pF, CMOS signal levelscL = 15 pF, CMOS signal levelsPropagation Delay Skew ⁵ tPs/K15nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels ⁶ tPs/KCD3nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels ⁶ tPs/KCD15nsCL = 15 pF, CMOS signal levelsFor All Modelstps/CDtra/tr2.5ssnsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Ligh Output ⁷ [CML]2535kV/µsV _M = V _{DD1} , V _{DD2} , V _{CM} = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ fr1.2MbpsV _M = 0 V, V _{CM} = 1000 V, transient magnitude = 800 V	Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate³2550Mbps $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay4 $P_{PHL} - t_{PHL} ^4$ 2045ns $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD3ns $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ Change vs. TemperaturePVD3ns $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay Skew5 t_{PSK} 15ns $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Codirectional Channels6 t_{PSKOD} 3ns $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ Opposing Directional Channels6 t_{PSKOD} 15ns $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Rise/Fall Time (10% to 90%) t_{R}/t_F 2.5ns $C_{c} = 15 \text{ pF}, CMOS \text{ signal levels}$ For All ModelsISMICMH 2535 $kV/\mu s$ $V_{ix} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunityat Logic Ling Low Output7ICML 2535kV/\mu sV_{ix} = 0 V, V_{CM} = 1000 V, transient magnitude = 800 VRefresh RateInput Dynamic Supply Current, per Channel8Ipol (p)0.19mA/MbpsImage Number Numerities$	ADuM320xCR						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Minimum Pulse Width ²	PW		20	40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD3ns $C_L = 15 \text{ pF, CMOS signal levels}$ Change vs. Temperature55ps/°C $C_L = 15 \text{ pF, CMOS signal levels}$ Propagation Delay Skew ⁵ tpsk15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Codirectional Channels ⁶ tpskcD3ns $C_L = 15 \text{ pF, CMOS signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels ⁶ tpskcD15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Output Rise/Fall Time (10% to 90%)tr/trFor All Modelstr/tr2.535kV/µs $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output ⁷ [CML]2535kV/µs $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ fr1.2MbpsMbps	Maximum Data Rate ³		25	50		Mbps	C∟ = 15 pF, CMOS signal levels
Change vs. Temperature5ps/°C $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay Skew5 t_{PSK} 15ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6 t_{PSKCD} 3ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels6 t_{PSKOD} 15ns $C_L = 15 \text{ pF}$, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) t_{R}/t_F 2.5ns $C_L = 15 \text{ pF}$, CMOS signal levelsFor All ModelsIsomon-Mode Transient Immunity at Logic High Output7 $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel8 f_r 1.2MbpsMbps	Propagation Delay ⁴	tphl, tplh	20		45	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew5tpsk15ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6tpskCD3ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching, Opposing Directional Channels6tpskOD15ns $C_L = 15 \text{ pF}$, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)tra/trtpskOD15ns $C_L = 15 \text{ pF}$, CMOS signal levelsFor All Modelstra/tr2.5ns $C_L = 15 \text{ pF}$, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output7 $ CM_L $ 2535kV/µs $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535kV/µs $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel8 f_r 1.2MbpsMbps	Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels6 t_{PSKCD} 3ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Opposing Directional Channels6 t_{PSKCD} 15ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Rise/Fall Time (10% to 90%) t_{R}/t_F 2.5ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ For All Models t_{R}/t_F 2.5ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Common-Mode Transient Immunity at Logic High Output7 $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ $I_{DD1(D)}$ 0.19mA/Mbps	Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Codirectional Channels t_{PSKOD} 15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Opposing Directional Channels t_{PSKOD} 15ns $C_L = 15 \text{ pF, CMOS signal levels}$ Output Rise/Fall Time (10% to 90%) t_R/t_F 2.5ns $C_L = 15 \text{ pF, CMOS signal levels}$ For All Models $C_{Ommon-Mode Transient Immunity}$ $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ f_r 1.2MbpsMbps	Propagation Delay Skew⁵	t _{PSK}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Opposing Directional Channels ⁶ Output Rise/Fall Time (10% to 90%) t_R/t_F 2.5ns $C_L = 15 \text{ pF, CMOS signal levels}$ For All Models Common-Mode Transient Immunity at Logic High Output ⁷ $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output ⁷ $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ f_r 1.2MbpsMbps		t pskcd			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ f_r 1.2MbpsMbps		t pskod			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output7 $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ f_r 1.2MbpsMbps	Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	C∟ = 15 pF, CMOS signal levels
at Logic High Output7IIIIt ransient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{1x} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current, per Channel ⁸ f_r 1.2MbpsMbps	For All Models						
at Logic Low Output7fr1.2transient magnitude = 800 VRefresh Ratefr1.2MbpsInput Dynamic Supply Current, per Channel8IDDI (D)0.19mA/Mbps		CM⊦	25	35		kV/μs	
Input Dynamic Supply Current, per Channel ⁸ I _{DDI (D)} 0.19 mA/Mbps		CM⊾	25	35		kV/μs	
	Refresh Rate	fr		1.2		Mbps	
Output Dynamic Supply Current, per Channel ⁸ I _{DDO (D)} 0.05 mA/Mbps	Input Dynamic Supply Current, per Channel ⁸	DDI (D)		0.19		mA/Mbps	
	Output Dynamic Supply Current, per Channel ⁸	I _{DDO (D)}		0.05		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total lpD1 and lDD2 supply currents as a function of data rate for ADuM3200 and ADuM3201 channel configurations.

² The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

 4 t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_k signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the V_{ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁷ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁸ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V OPERATION

All voltages are relative to their respective ground. 2.7 V \leq V_{DD1} \leq 3.6 V, 2.7 V \leq V_{DD2} \leq 3.6 V. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 3.0 V.

Table 2.

Table 2.	1	1				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I _{DDI (Q)}		0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent	IDDO (Q)		0.3	0.5	mA	
ADuM3200, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		0.8	1.3	mA	DC to 1 MHz logic signal freq.
VDD2 Supply Current	IDD2 (Q)		0.7	1.0	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						
VDD1 Supply Current	IDD1 (10)		2.0	3.2	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (10)}		1.1	1.7	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
VDD1 Supply Current	I _{DD1 (25)}		4.3	6.4	mA	12.5 MHz logic signal freq.
VDD2 Supply Current	I _{DD2 (25)}		1.8	2.4	mA	12.5 MHz logic signal freq.
ADuM3201, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	IDD1 (Q)		0.7	1.3	mA	DC to 1 MHz logic signal freq.
V _{DD2} Supply Current	IDD2 (Q)		0.8	1.6	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						5 5 .
V _{DD1} Supply Current	IDD1 (10)		1.5	2.1	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	IDD2 (10)		1.9	2.4	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						5 5 1
V _{DD1} Supply Current	IDD1 (25)		3.0	4.2	mA	12.5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (25)}		3.6	5.1	mA	12.5 MHz logic signal freq.
For All Models	()					5 5 1
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μA	$0 \leq V_{IA}, V_{IB} \leq V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	0.7 V _{DD1} ,			v	
		V _{DD2}				
Logic Low Input Threshold	VIL			0.3 V _{DD1} ,	V	
				V _{DD2}		
Logic High Output Voltages	VOAH	V _{DD1} ,	3.0		V	$I_{Ox} = -20 \ \mu A$, $V_{Ix} = V_{IxH}$
		$V_{DD2} - 0.1$				
	VOBH	V _{DD1} ,	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
		V _{DD2} -0.5				
Logic Low Output Voltages	VOAL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$, $V_{Ix} = V_{IxL}$
	Vobl		0.04	0.1	V	$I_{Ox} = 400 \ \mu A$, $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM320xAR						
Minimum Pulse Width ²	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ³		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁴	tphl, tplh	20		150	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁵	tрsк			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁶	t _{PSKCD/OD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		10		ns	$C_L = 15 \text{ pF}$, CMOS signal levels

	•					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM320xBR						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁴	tphl, tplh	20		60	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse-Width Distortion, t _{PLH} -t _{PHL} ⁴	PWD			3	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁵	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁶	t pskcd			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels ⁶	t _{PSKOD}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		3.0		ns	C _L = 15 pF, CMOS signal levels
ADuM320xCR						
Minimum Pulse Width ²	PW		20	40	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate ³		25	50		Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay ⁴	tphl, tplh	20		55	ns	C _L = 15 pF, CMOS signal levels
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew ⁵	t PSK			16	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁶	t pskcd			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels ⁶	t pskod			16	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		3.0		ns	C _L = 15 pF, CMOS signal levels
For All Models						
Common Mode Transient Immunity at Logic High Output ⁷	CM⊦	25	35		kV/μs	$V_{lx} = V_{DD1}$, V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common Mode Transient Immunity at Logic Low Output ⁷	CM⊾	25	35		kV/μs	$V_{lx} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁸	I _{DDI (D)}		0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁸	I _{DDO (D)}		0.03		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total lpD1 and lDD2 supply currents as a function of data rate for ADuM3200 and ADuM3201 channel configurations.

² The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

 4 t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_k signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the V_{ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁷ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁸ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION

All voltages are relative to their respective ground. 5 V/3 V operation: 4.5 V \leq V_{DD1} \leq 5.5 V, 2.7 V \leq V_{DD2} \leq 3.6 V. 3 V/5 V operation: 2.7 V \leq V_{DD1} \leq 3.6 V, 4.5 V \leq V_{DD2} \leq 5.5 V. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C; V_{DD1} = 3.0 V, V_{DD2} = 5.0 V; or V_{DD1} = 5.0 V, V_{DD2} = 3.0 V.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I _{DDI (Q)}					
5 V/3 V Operation			0.4	0.8	mA	
3 V/5 V Operation			0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent	IDDO (Q)					
5 V/3 V Operation			0.3	0.5	mA	
3 V/5 V Operation			0.5	0.6	mA	
ADuM3200, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}					
5 V/3 V Operation			1.3	1.7	mA	DC to 1 MHz logic signal freq
3 V/5 V Operation			0.8	1.3	mA	DC to 1 MHz logic signal freq
V _{DD2} Supply Current	IDD2 (Q)					5 5 .
5 V/3 V Operation			0.7	1.0	mA	DC to 1 MHz logic signal freq
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						5 5 1
V _{DD1} Supply Current	IDD1 (10)					
5 V/3 V Operation			3.5	4.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.0	3.2	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	IDD2 (10)					5 5 1
5 V/3 V Operation			1.1	1.7	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.7	2.8	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						5 5 .
V _{DD1} Supply Current	IDD1 (25)					
5 V/3 V Operation			7.7	10.0	mA	12.5 MHz logic signal freq
3 V/5 V Operation			4.3	6.4	mA	12.5 MHz logic signal freq
V _{DD2} Supply Current	I _{DD2 (25)}					
5 V/3 V Operation			1.8	2.4	mA	12.5 MHz logic signal freq
3 V/5 V Operation			3.1	3.9	mA	12.5 MHz logic signal freq
ADuM3201, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.1	1.5	mA	DC to 1 MHz logic signal freq
3 V/5 V Operation			0.7	1.3	mA	DC to 1 MHz logic signal freq
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3 V Operation			0.8	1.6	mA	DC to 1 MHz logic signal freq
3 V/5 V Operation			1.3	1.8	mA	DC to 1 MHz logic signal freq
10 Mbps (BR and CR Grades Only)						5 5 .
V _{DD1} Supply Current	IDD1 (10)					
5 V/3 V Operation			2.6	3.4	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.5	2.1	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	IDD2 (10)					
5 V/3 V Operation	,		1.9	2.4	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.1	4.0	mA	5 MHz logic signal freq.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
25 Mbps (CR Grade Only)						
VDD1 Supply Current	IDD1 (25)					
5 V/3 V Operation			5.3	6.8	mA	12.5 MHz logic signal freq
3 V/5 V Operation			3.0	4.2	mA	12.5 MHz logic signal freq
V _{DD2} Supply Current	I _{DD2 (25)}					
5 V/3 V Operation			3.6	5.1	mA	12.5 MHz logic signal freq
3 V/5 V Operation			6.4	8.3	mA	12.5 MHz logic signal freq
For All Models						
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μA	$0 \leq V_{IA}$, $V_{IB} \leq V_{DD1}$ or V_{DD2}
Logic High Input Threshold	VIH	0.7 V _{DD1} ,			V	
		V _{DD2}				
Logic Low Input Threshold	VIL			0.3 V _{DD1} , V _{DD2}	V	
5 V/3 V Operation		0.8			V	
3 V/5 V Operation		0.4			V	
Logic High Output Voltages	V _{ОАН} , V _{ОВН}	V _{DD1} , V _{DD2} – 0.1	V _{DD1} , V _{DD2}		V	$I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
		V _{DD1} , V _{DD2} -0.5	V _{DD1} , V _{DD2} – 0.2		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$, $V_{Ix} = V_{IxL}$
5 1 5			0.04	0.1	V	$I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$
			0.2	0.4	V	$I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL}$
SWITCHING SPECIFICATIONS						
ADuM320xAR						
Minimum Pulse Width ²	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Maximum Data Rate ³		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal leve
Propagation Delay ⁴	tphl, tplh	15		150	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Propagation Delay Skew⁵	t _{РSK}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Channel-to-Channel Matching ⁶	t _{PSKCD/OD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Output Rise/Fall Time (10% to 90%)	t _R /t _F		10		ns	$C_L = 15 \text{ pF}$, CMOS signal leve
ADuM320xBR						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal leve
Propagation Delay ⁴	tphl, tplh	15		55	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal leve
Propagation Delay Skew ⁵	t _{РSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Channel-to-Channel Matching, Codirectional Channels ⁶	t PSKCD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Channel-to-Channel Matching, Opposing Directional Channels ⁶	t _{PSKOD}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal leve
Output Rise/Fall Time (10% to 90%)	t _R /t _f					
5 V/3 V Operation			3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal leve
3 V/5 V Operation			2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal leve

Parameter	Cump hal	Min	Ture	Мах	Unit	Test Conditions
	Symbol	NIIN	Тур	Max	Unit	lest Conditions
ADuM320xCR						
Minimum Pulse Width ²	PW		20	40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ³		25	50		Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁴	tphl, tplh	20		50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁵	t _{PSK}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁶	t pskcd			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels ⁶	t _{PSKOD}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _f					
5 V/3 V Operation			3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
3 V/5 V Operation			2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM∟	25	35		kV/μs	$V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁸	I _{DDI (D)}					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁸	I _{DDO (D)}					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total l_{DD1} and l_{DD2} supply currents as a function of data rate for ADuM3200 and ADuM3201 channel configurations.

² The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 7 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁸ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input to Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input to Output) ¹	CI-O		1.0		pF	f = 1 MHz
Input Capacitance	Cı		4.0		pF	
IC Junction-to-Case Thermal Resistance, Side 1	θյςι		46		°C/W	Thermocouple located at center of package underside
IC Junction-to-Case Thermal Resistance, Side 2	θ _{JCO}		41		°C/W	

¹ The device is considered a 2-terminal device; Pin 1, Pin 2, Pin 3, and Pin 4 are shorted together, and Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together.

REGULATORY INFORMATION

The ADuM3200/ADuM3201 is approved by the following organizations.

Table 5.

UL	CSA	VDE
Recognized under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 ²
2500 V rms isolation voltage		Basic insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL1577, each ADuM320x is proof-tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 5 μA). ² In accordance with DIN EN 60747-5-2, each ADuM320x is proof-tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 μC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Unit

V peak V peak

V peak

V peak V peak

°C mA mA

Ω

DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

Description	Symbol	Characteristic
Installation Classification Per DIN VDE 0110		
For Rated Mains Voltage ≤ 150 V rms		I–IV
For Rated Mains Voltage ≤ 300 V rms		I–III
For Rated Mains Voltage ≤ 400 V rms		I–II
Climatic Classification		40/105/21
Pollution Degree (DIN VDE 0110, Table 1)		2
Maximum Working Insulation Voltage	VIORM	560
Input-to-Output Test Voltage, Method b1	VPR	1050
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC		
Input-to-Output Test Voltage, Method a	V _{PR}	
After Environmental Tests Subgroup 1		
$V_{IORM} \times 1.6 = V_{PR}$, t _m = 60 sec, Partial Discharge < 5 pC		896
After Input and/or Safety Test Subgroup 2/3		
$V_{IORM} \times 1.2 = V_{PR}$, t _m = 60 sec, Partial Discharge < 5 pC		672
Highest Allowable Overvoltage (Transient Overvoltage, $t_{TR} = 10$ sec)	VTR	4000
Safety-Limiting Values (Maximum Value Allowed in the Event of a Failure; also See Figure 3)		
Case Temperature	Ts	150
Side 1 Current	I _{S1}	160
Side 2 Current	I _{S2}	170
Insulation Resistance at T_s , $V_{10} = 500 V$	Rs	>109

Note that the "*" marking on the package denotes DIN EN 60747-5-2 approval for a 560 V peak working voltage.

This isolator is suitable for basic isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.




Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN EN 60747-5-2

RECOMMENDED OPERATING CONDITIONS

Table 8.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-40	+105	°C
Supply Voltages ¹	V _{DD1} , V _{DD2}	2.7	5.5	V
Input Signal Rise and Fall Times			1.0	ms

¹ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 9.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T _{ST}	-55	+150	°C
Ambient Operating Temperature	TA	-40	+105	°C
Supply Voltages ¹	V _{DD1} , V _{DD2}	-0.5	+7.0	V
Input Voltage ^{1, 2}	VIA, VIB	-0.5	V _{DDI} + 0.5	V
Output Voltage ^{1, 2}	Voa, Vob	-0.5	V _{DDO} + 0.5	V
Average Output Current, per Pin ³	lo	-35	+35	mA
Common-Mode Transients ^₄	CM _H , CM _L	-100	+100	kV/μs

¹ All voltages are relative to their respective ground.

 2 V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively.

³ See Figure 3 for maximum rated current values for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table 10. ADuM3200 Truth Table (Positive Logic)

VIA Input	V _{IB} Input	V _{DD1} State	V _{DD2} State	Voa Output	V _{OB} Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	н	
Х	Х	Unpowered	Powered	Н	н	Outputs return to the input state within 1 μ s of V _{DDI} power restoration.
Х	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1 μ s of V _{DDO} power restoration.

Table 11. ADuM3201 Truth Table (Positive Logic)

VIA Input	V _{IB} Input	V _{DD1} State	V _{DD2} State	Voa Output	Vob Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	н	
Х	х	Unpowered	Powered	Indeterminate	н	Outputs return to the input state within 1 μ s of V _{DDI} power restoration.
Х	х	Powered	Unpowered	Н	Indeterminate	Outputs return to the input state within 1 μs of V_{DDO} power restoration.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADuM3200 Pin Configuration

Pin		
No.	Mnemonic	Function
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	VIA	Logic Input A.
3	VIB	Logic Input B.
4	GND1	Ground 1. Ground reference for Isolator Side 1.
5	GND ₂	Ground 2. Ground reference for Isolator Side 2.
6	Vob	Logic Output B.
7	Voa	Logic Output A.
8	V _{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.



Figure 5. ADuM3201 Pin Configuration

Pin				
No.	Mnemonic	Function		
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.		
2	Voa	Logic Output A.		
3	VIB	Logic Input B.		
4	GND ₁	Ground 1. Ground reference for Isolator Side 1.		
5	GND ₂	Ground 2. Ground reference for Isolator Side 2.		
6	Vob	Logic Output B.		
7	VIA	Logic Input A.		
8	V_{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.		

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 9. Typical ADuM3200 V_{DD1} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 10. Typical ADuM3200 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 11. Typical ADuM3201 V_{DD1} or V_{DD2} Supply Current vs Data Rate for 5 V and 3 V Operation

APPLICATION INFORMATION

PC BOARD LAYOUT

The ADuM320x digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between $0.01 \ \mu\text{F}$ and $0.1 \ \mu\text{F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

SYSTEM-LEVEL ESD CONSIDERATIONS AND ENHANCEMENTS

System-level ESD reliability (for example, per IEC 61000-4-x) is highly dependent on system design which varies widely by application. The ADuM320x incorporate many enhancements to make ESD reliability less dependent on system design. The enhancements include:

- ESD protection cells added to all input/output interfaces.
- Key metal trace resistances reduced using wider geometry and paralleling of lines with vias.
- The SCR effect inherent in CMOS devices minimized by use of guarding and isolation technique between PMOS and NMOS devices.
- Areas of high electric field concentration eliminated using 45° corners on metal traces.
- Supply pin overvoltage prevented with larger ESD clamps between each supply pin and its respective ground.

While the ADuM320x improve system-level ESD reliability, they are no substitute for a robust system-level design. See Application Note AN-793, ESD/Latch-Up Considerations with *i*Coupler Isolation Products for detailed recommendations on board layout and system-level design.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high.




Figure 12. Propagation Delay Parameters

Pulse-width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved. Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM320x component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM320x components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 2 μ s at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5 μ s, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default state (see Table 8) by the watchdog timer circuit.

The ADuM320x are extremely immune to external magnetic fields. The limitation on the ADuM320x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM320x is examined because it represents the most susceptible mode of operation.


The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \pi r_n^2, n = 1, 2, \ldots, N$$

where:

 β is the magnetic flux density (gauss). *N* is the number of turns in the receiving coil. *r_n* is the radius of the nth turn in the receiving coil (cm).


Given the geometry of the receiving coil in the ADuM320x and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 13.





For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM320x transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM320x are extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM320x to affect the component's operation.



Note that at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM320x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$I_{DDI} = I_{DDI(Q)}$	$f \le 0.5 f_r$
$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$	$f > 0.5 f_r$

for each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO (Q)} & f \leq 0.5 f_r \\ I_{DDO} &= (I_{DDO (D)} + (0.5 \times 10^{-3}) \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO (Q)} \\ f > 0.5 f_r \end{split}$$

where:

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

IDDI (Q), IDDO (Q) are the specified input and output quiescent supply currents (mA).

To calculate the total IDD1 and IDD2 supply current, the supply currents for each input and output channel corresponding to IDD1 and IDD2 are calculated and totaled. Figure 6 provides perchannel input supply currents as a function of data rate. Figure 7 and Figure 8 provide per-channel output supply currents as a function of data rate for an unloaded output condition and for a 15 pF output condition, respectively. Figure 9 through Figure 11 provide total IDD1 and IDD2 supply current as a function of data rate for ADuM3200 and ADuM3201 channel configurations.

OUTLINE DIMENSIONS




Figure 15. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters (inches)

ORDERING GUIDE

Model	Number of Inputs, VDD1 Side	Number of Inputs, V _{DD2} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse-Width Distortion (ns)	Temperature Range (°C)	Package Option ¹
ADuM3200ARZ ²	2	0	1	150	40	-40 to +105	R-8
ADuM3200ARZ-RL7 ²	2	0	1	150	40	-40 to +105	R-8
ADuM3200BRZ ²	2	0	10	50	3	-40 to +105	R-8
ADuM3200BRZ-RL7 ²	2	0	10	50	3	-40 to +105	R-8
ADuM3200CRZ ²	2	0	25	45	3	-40 to +105	R-8
ADuM3200CRZ-RL7 ²	2	0	25	45	3	-40 to +105	R-8
ADuM3201ARZ ²	1	1	1	150	40	-40 to +105	R-8
ADuM3201ARZ-RL7 ²	1	1	1	150	40	-40 to +105	R-8
ADuM3201BRZ ²	1	1	10	50	3	-40 to +105	R-8
ADuM3201BRZ-RL7 ²	1	1	10	50	3	-40 to +105	R-8
ADuM3201CRZ ²	1	1	25	45	3	-40 to +105	R-8
ADuM3201CRZ-RL7 ²	1	1	25	45	3	-40 to +105	R-8

¹ R-8 = 8-lead narrow body SOIC_N.

 2 Z = Pb-free part.

NOTES

NOTES

NOTES

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05927-0-7/06(0)



www.analog.com