

# Hot Swappable, Dual I<sup>2</sup>C Isolators

### ADuM1250/ADuM1251

#### **FEATURES**

Bidirectional I<sup>2</sup>C communication **Open-drain interfaces** Suitable for hot swap applications 30 mA current sink capability 1000 kHz operation 3.0 V to 5.5 V supply/logic levels 8-lead SOIC RoHS-compliant package High temperature operation: 125°C **Qualified for automotive applications** Safety and regulatory approvals **UL recognition** 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A **VDE** certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12  $V_{IORM} = 560 V peak$ 

#### **APPLICATIONS**

Isolated I<sup>2</sup>C, SMBus, or PMBus interfaces Multilevel I<sup>2</sup>C interfaces Power supplies Networking Power-over-Ethernet Hybrid electric vehicle battery management

#### **GENERAL DESCRIPTION**

The ADuM1250/ADuM1251¹ are hot swappable digital isolators with nonlatching, bidirectional communication channels compatible with  $I^2C^*$  interfaces. This eliminates the need for splitting  $I^2C$  signals into separate transmit and receive signals for use with standalone optocouplers.

The ADuM1250 provides two bidirectional channels, supporting a complete isolated I<sup>2</sup>C interface. The ADuM1251 provides one bidirectional channel and one unidirectional channel for those applications where a bidirectional clock is not required.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM1250




Figure 2. ADuM1251

Both the ADuM1250 and ADuM1251 contain hot swap circuitry to prevent glitching data when an unpowered card is inserted onto an active bus.

These isolators are based on *i*Coupler® chip scale transformer technology from Analog Devices, Inc. *i*Coupler is a magnetic isolation technology with functional, performance, size, and power consumption advantages as compared to optocouplers. With the ADuM1250/ADuM1251, *i*Coupler channels can be integrated with semiconductor circuitry, which enables a complete isolated I²C interface to be implemented in a small form factor.

#### Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com

Fax: 781.461.3113 ©2006–2011 Analog Devices, Inc. All rights reserved.

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329.

TABLE OF CONTENTS
Features
Applications1
Functional Block Diagrams
General Description
Revision History
Specifications
Electrical Characteristics
Package Characteristics5
Regulatory Information5
Insulation and Safety-Related Specifications5
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics6
Recommended Operating Conditions6
<b>REVISION HISTORY</b> 7/11—Rev. C to Rev. D Change to Typical Application Diagram Section
Change to Typical Application Diagram Section
5/10—Rev. B to Rev. C Changes to Features Section and Applications Section
Changed $V_{\rm DD1}$ = 5 V, and $V_{\rm DD2}$ = 5 V to $V_{\rm DD1}$ = 3.3 V or 5 V, and
$V_{\rm DD2}$ = 3.3 V or 5 V
Figure 9
Added Automotive Products Section
12/09—Rev. A to Rev. B
Changes to Features Section
Changes to Operating Temperature $(T_A)$ Parameter, Table 7 6 Changes to Ambient Operating Temperature $(T_A)$ Parameter,
Table 8

Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions
Test Conditions9
Applications Information
Functional Description10
Startup
Typical Application Diagram11
Magnetic Field Immunity11
Outline Dimensions
Ordering Guide12
Automotive Products
6/07—Rev. 0 to Rev. A
Updated VDE Certification Throughout1
Changes to Features and Note 1
Changes to Table 4 and Table 55
Changes to Table 66
Updated Outline Dimensions
Changes to Ordering Guide

10/06—Revision 0: Initial Version

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**

#### DC Specifications<sup>1</sup>

All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = 3.3$  V or 5 V, and  $V_{DD2} = 3.3$  V or 5 V, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM1250						
Input Supply Current, Side 1, 5 V	I <sub>DD1</sub>		2.8	5.0	mA	$V_{DD1} = 5 V$
Input Supply Current, Side 2, 5 V	$I_{DD2}$		2.7	5.0	mA	$V_{DD2} = 5 V$
Input Supply Current, Side 1, 3.3 V	I <sub>DD1</sub>		1.9	3.0	mA	$V_{DD1} = 3.3 \text{ V}$
Input Supply Current, Side 2, 3.3 V	$I_{DD2}$		1.7	3.0	mA	$V_{DD2} = 3.3 \text{ V}$
ADuM1251						
Input Supply Current, Side 1, 5 V	$I_{DD1}$		2.8	6.0	mA	$V_{DD1} = 5 V$
Input Supply Current, Side 2, 5 V	I <sub>DD2</sub>		2.5	4.7	mA	$V_{DD2} = 5 V$
Input Supply Current, Side 1, 3.3 V	I <sub>DD1</sub>		1.8	3.0	mA	$V_{DD1} = 3.3 \text{ V}$
Input Supply Current, Side 2, 3.3 V	I <sub>DD2</sub>		1.6	2.8	mA	$V_{DD2} = 3.3 \text{ V}$
LEAKAGE CURRENTS	I <sub>SDA1</sub> , I <sub>SDA2</sub> ,		0.01	10	μΑ	$V_{SDA1} = V_{DD1}, V_{SDA2} = V_{DD2},$
	Iscl1, Iscl2					$V_{SCL1} = V_{DD1}, V_{SCL2} = V_{DD2}$
SIDE 1 LOGIC LEVELS						
Logic Input Threshold <sup>2</sup>	V <sub>SDA1T</sub> , V <sub>SCL1T</sub>	500		700	mV	
Logic Low Output Voltages	V <sub>SDA1OL</sub> , V <sub>SCL1OL</sub>	600		900	mV	$I_{SDA1} = I_{SCL1} = 3.0 \text{ mA}$
		600		850	mV	$I_{SDA1} = I_{SCL1} = 0.5 \text{ mA}$
Input/Output Logic Low Level Difference <sup>3</sup>	$\Delta V_{SDA1}$ , $\Delta V_{SCL1}$	50			mV	
SIDE 2 LOGIC LEVELS						
Logic Low Input Voltage	V <sub>SDA2IL</sub> , V <sub>SCL2IL</sub>			$0.3V_{\text{DD2}}$	V	
Logic High Input Voltage	V <sub>SDA2IH</sub> , V <sub>SCL2IH</sub>	$0.7V_{DD2}$			V	
Logic Low Output Voltage	V <sub>SDA2OL</sub> , V <sub>SCL2OL</sub>			400	mV	$I_{SDA2} = I_{SCL2} = 30 \text{ mA}$

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

 $<sup>^{2}</sup>$  V<sub>IL</sub> < 0.5 V, V<sub>IH</sub> > 0.7 V.

 $<sup>^{3}</sup>$   $\Delta V_{51} = V_{510L} - V_{51T}$ . This is the minimum difference between the output logic low level and the input logic threshold within a given component. This ensures that there is no possibility of the part latching up the bus to which it is connected.

#### AC Specifications<sup>1</sup>

All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = 3.3$  V or 5 V, and  $V_{DD2} = 3.3$  V or 5 V, unless otherwise noted. Refer to Figure 5.

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
MAXIMUM FREQUENCY		1000			kHz	
OUTPUT FALL TIME						
5 V Operation						$4.5 \text{ V} \le \text{V}_{\text{DD1}}, \text{V}_{\text{DD2}} \le 5.5 \text{ V}, \text{C}_{\text{L1}} = 40 \text{ pF},$
						R1 = 1.6 k $\Omega$ , C <sub>L2</sub> = 400 pF, R2 = 180 $\Omega$
Side 1 Output (0.9 V <sub>DD1</sub> to 0.9 V)	t <sub>f1</sub>	13	26	120	ns	
Side 2 Output (0.9 $V_{DD2}$ to 0.1 $V_{DD2}$ )	t <sub>f2</sub>	32	52	120	ns	
3 V Operation						$3.0 \text{ V} \le \text{V}_{\text{DD1}}, \text{V}_{\text{DD2}} \le 3.6 \text{ V}, \text{C}_{\text{L1}} = 40 \text{ pF},$ $\text{R1} = 1.0 \text{ k}\Omega, \text{C}_{\text{L2}} = 400 \text{ pF}, \text{R2} = 120 \Omega$
Side 1 Output (0.9 V <sub>DD1</sub> to 0.9 V)	t <sub>f1</sub>	13	32	120	ns	, = , ,
Side 2 Output (0.9 V <sub>DD2</sub> to 0.1 V <sub>DD2</sub> )	t <sub>f2</sub>	32	61	120	ns	
PROPAGATION DELAY						
5 V Operation						$4.5 \le V_{DD1}, V_{DD2} \le 5.5 V,$
						$C_{L1} = C_{L2} = 0 \text{ pF, R1} = 1.6 \text{ k}\Omega, R2 = 180 \Omega$
Side 1-to-Side 2, Rising Edge <sup>2</sup>	t <sub>PLH12</sub>		95	130	ns	
Side 1-to-Side 2, Falling Edge <sup>3</sup>	t <sub>PHL12</sub>		162	275	ns	
Side 2-to-Side 1, Rising Edge <sup>4</sup>	t <sub>PLH21</sub>		31	70	ns	
Side 2-to-Side 1, Falling Edge⁵	t <sub>PHL21</sub>		85	155	ns	
3 V Operation						$3.0 \text{ V} \le \text{V}_{\text{DD1}}, \text{V}_{\text{DD2}} \le 3.6 \text{ V}, \text{C}_{\text{L1}} = \text{C}_{\text{L2}} = 0 \text{ pF},$ $R1 = 1.0 \text{ k}\Omega, R2 = 120 \Omega$
Side 1-to-Side 2, Rising Edge <sup>2</sup>	t <sub>PLH12</sub>		82	125	ns	
Side 1-to-Side 2, Falling Edge <sup>3</sup>	t <sub>PHL12</sub>		196	340	ns	
Side 2-to-Side 1, Rising Edge⁴	t <sub>PLH21</sub>		32	75	ns	
Side 2-to-Side 1, Falling Edge⁵	t <sub>PHL21</sub>		110	210	ns	
PULSE WIDTH DISTORTION						
5 V Operation						$4.5 \text{ V} \le \text{V}_{DD1}, \text{V}_{DD2} \le 5.5 \text{ V}, \text{C}_{L1} = \text{C}_{L2} = 0 \text{ pF},$ $R1 = 1.6 \text{ k}\Omega, R2 = 180 \Omega$
Side 1-to-Side 2,  t <sub>PLH12</sub> - t <sub>PHL12</sub>	PWD <sub>12</sub>		67	145	ns	,
Side 2-to-Side 1,  t <sub>PLH21</sub> – t <sub>PHL21</sub>	PWD <sub>21</sub>		54	85	ns	
3 V Operation						$3.0 \text{ V} \le V_{DD1}, V_{DD2} \le 3.6 \text{ V}, C_{L1} = C_{L2} = 0 \text{ pF},$ $R1 = 1.0 \text{ k}\Omega, R2 = 120 \Omega$
Side 1-to-Side 2,  t <sub>PLH12</sub> - t <sub>PHL12</sub>	PWD <sub>12</sub>		114	215	ns	
Side 2-to-Side 1,  t <sub>PLH21</sub> — t <sub>PHL21</sub>	PWD <sub>21</sub>		77	135	ns	
COMMON-MODE TRANSIENT IMMUNITY <sup>6</sup>	CM <sub>H</sub>  ,  CM <sub>L</sub>	25	35		kV/μs	

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>2</sup> t<sub>PLH12</sub> propagation delay is measured from the Side 1 input logic threshold to an output value of 0.7 V<sub>DD2</sub>.

<sup>3</sup> t<sub>PLH12</sub> propagation delay is measured from the Side 1 input logic threshold to an output value of 0.4 V.

<sup>4</sup> t<sub>PLH21</sub> propagation delay is measured from the Side 2 input logic threshold to an output value of 0.7 V<sub>DD1</sub>.

<sup>&</sup>lt;sup>5</sup> t<sub>PHL21</sub> propagation delay is measured from the Side 2 input logic threshold to an output value of 0.9 V.

 $<sup>^6</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \, V_{DD2}$ . CML is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8 \text{ V}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

#### **PACKAGE CHARACTERISTICS**

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		1012		Ω	
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>		1.0		рF	f = 1 MHz
Input Capacitance	Cı		4.0		рF	
IC Junction-to-Case Thermal Resistance, Side 1	$\theta_{JCI}$		46		°C/W	Thermocouple located at center of package underside
IC Junction-to-Case Thermal Resistance, Side 2	Өлсо		41		°C/W	

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

### **REGULATORY INFORMATION**

The ADuM1250/ADuM1251 have been approved by the organizations listed in Table 4.

Table 4.

UL	CSA	VDE
Recognized under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>
Single/basic 2500 V rms isolation voltage	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 125 V rms (177 V peak) maximum working voltage Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

<sup>&</sup>lt;sup>1</sup> In accordance with UL 1577, each ADuM125x is proof tested by applying an insulation test voltage ≥3000 V rms for 1 second (current leakage detection limit = 5 μA). <sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM125x is proof tested by applying an insulation test voltage ≥1050V peak for 1 second (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)
Maximum Working Voltage Compatible with 50 Years Service Life	V <sub>IORM</sub>	565	V peak	Continuous peak voltage across the isolation barrier

### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The \* marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 6.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	$V_{PR}$	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC	$V_{PR}$		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, t <sub>TR</sub> = 10 seconds	$V_{TR}$	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Case Temperature		Ts	150	°C
$V_{DD1} + V_{DD2}$ Current		I <sub>TMAX</sub>	212	mA
Insulation Resistance at T <sub>S</sub>	$V_{10} = 500 \text{ V}$	Rs	>109	Ω




Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

#### **RECOMMENDED OPERATING CONDITIONS**

Table 7.

Parameter	Rating
Operating Temperature (T <sub>A</sub> )	
A Grade	-40°C to +105°C
S Grade	-40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1</sup>	3.0 V to 5.5 V
Input/Output Signal Voltage	5.5 V
(V <sub>SDA1</sub> , V <sub>SCL1</sub> , V <sub>SDA2</sub> , V <sub>SCL2</sub> )	
Capacitive Load	
Side 1 (C <sub>L1</sub> )	40 pF
Side 2 (C <sub>L2</sub> )	400 pF
Static Output Loading	
Side 1 (I <sub>SDA1</sub> , I <sub>SCL1</sub> )	0.5 mA to 3 mA
Side 2 (I <sub>SDA2</sub> , I <sub>SCL2</sub> )	0.5 mA to 30 mA

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground. See the Applications Information section for data on immunity to external magnetic fields.

### **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

Table 8.

	- ·
Parameter	Rating
Storage Temperature (T <sub>ST</sub> )	−55°C to +150°C
Ambient Operating	
Temperature (T <sub>A</sub> )	
A Grade	-40°C to+105°C
S Grade	−40°C to+125°C
Supply Voltages (V <sub>DD1</sub> ,V <sub>DD2</sub> ) <sup>1</sup>	−0.5 V to +7.0 V
Input/Output Voltage,	
Side 1 $(V_{SDA1}, V_{SCL1})^1$	$-0.5 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DD1}} + 0.5 \mathrm{V}$
Side 2 (V <sub>SDA2</sub> , V <sub>SCL2</sub> ) <sup>1</sup>	$-0.5 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DD2}} + 0.5 \mathrm{V}$
Average Output Current per Pin <sup>2</sup>	
Side 1 (I <sub>O1</sub> )	±18 mA
Side 2 (I <sub>O2</sub> )	±100 mA
Common-Mode Transients <sup>3</sup>	–100 kV/μs to +100 kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> See Figure 3 for maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>3</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating may cause latch-up or permanent damage.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. ADuM1250/ADuM1251 Pin Configuration

#### Table 9. ADuM1250 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$V_{DD1}$	Supply Voltage, 3.0 V to 5.5 V.
2	SDA <sub>1</sub>	Data Input/Output, Side 1.
3	SCL <sub>1</sub>	Clock Input/Output, Side 1.
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Isolated ground reference for Isolator Side 2.
6	SCL <sub>2</sub>	Clock Input/Output, Side 2.
7	SDA <sub>2</sub>	Data Input/Output, Side 2.
8	$V_{DD2}$	Supply Voltage, 3.0 V to 5.5 V.

#### Table 10. ADuM1251 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage, 3.0 V to 5.5 V.
2	SDA <sub>1</sub>	Data Input/Output, Side 1.
3	SCL <sub>1</sub>	Clock Input, Side 1.
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Isolated ground reference for Isolator Side 2.
6	SCL <sub>2</sub>	Clock Output, Side 2.
7	SDA <sub>2</sub>	Data Input/Output, Side 2.
8	$V_{DD2}$	Supply Voltage, 3.0 V to 5.5 V.

### **TEST CONDITIONS**




Figure 5. Timing Test Diagram

## APPLICATIONS INFORMATION FUNCTIONAL DESCRIPTION

The ADuM1250/ADuM1251 interfaces on each side to a bidirectional I<sup>2</sup>C signal. Internally, the I<sup>2</sup>C interface is split into two unidirectional channels communicating in opposing directions via a dedicated *i*Coupler isolation channel for each. One channel (the bottom channel of each channel pair shown in Figure 6) senses the voltage state of the Side 1 I<sup>2</sup>C pin and transmits its state to its respective Side 2 I<sup>2</sup>C pin.

Both the Side 1 and the Side 2 I²C pins are designed to interface to an I²C bus operating in the 3.0 V to 5.5 V range. A logic low on either causes the opposite pin to be pulled low enough to comply with the logic low threshold requirements of other I²C devices on the bus. Avoidance of I²C bus contention is ensured by an input low threshold at SDA1 or SCL1 guaranteed to be at least 50 mV less than the output low signal at the same pin. This prevents an output logic low at Side 1 being transmitted back to Side 2 and pulling down the I²C bus.

Since the Side 2 logic levels/thresholds are standard I<sup>2</sup>C values, multiple ADuM1250/ADuM1251 devices connected to a bus by their Side 2 pins can communicate with each other and with other devices having I<sup>2</sup>C compatibility. A distinction is made between I<sup>2</sup>C compatibility and I<sup>2</sup>C compliance. I<sup>2</sup>C compatibility refers to situations in which a component's logic levels do not necessarily meet the requirements of the I<sup>2</sup>C specification but still allow the component to communication with an I<sup>2</sup>C-compliant device. I<sup>2</sup>C compliance refers to situations in which a component's logic levels meet the requirements of the I<sup>2</sup>C specification.

However, since the Side 1 pin has a modified output level/input threshold, this side of the ADuM1250/ADuM1251 can only communicate with devices conforming to the I<sup>2</sup>C standard. In other words, Side 2 of the ADuM1250/ADuM1251 is I<sup>2</sup>C-compliant, while Side 1 is only I<sup>2</sup>C-compatible.

The output logic low levels are independent of the  $V_{\rm DD1}$  and  $V_{\rm DD2}$  voltages. The input logic low threshold at Side 1 is also independent of  $V_{\rm DD1}.$  However, the input logic low threshold at Side 2 is designed to be at 0.3  $V_{\rm DD2},$  consistent with  $I^2C$  requirements. The Side 1 and Side 2 pins have open-collector outputs whose high levels are set via pull-up resistors to their respective supply voltages.




Figure 6. ADuM1250 Block Diagram

#### **STARTUP**

Both the  $V_{\rm DD1}$  and  $V_{\rm DD2}$  supplies have an undervoltage lockout feature to prevent the signal channels from operating unless certain criteria are met. This avoids the possibility of input logic low signals from pulling down the I²C bus inadvertently during power-up/power-down.

The two criteria that must be met in order for the signal channels to be enabled are as follows:

- Both supplies must be at least 2.5 V.
- At least 40 μs must elapse after both supplies exceed the internal startup threshold of 2.0 V.

Until both of these criteria are met for both supplies, the ADuM1250/ADuM1251 outputs are pulled high, ensuring a startup that avoids any disturbances on the bus. Figure 7 and Figure 8 illustrate the supply conditions for fast and slow input supply slew rates.




Figure 7. Start-Up Condition, Supply Slew Rate > 12.5 V/ms




Figure 8. Start-Up Condition, Supply Slew Rate < 12.5 V/ms

#### TYPICAL APPLICATION DIAGRAM




Figure 9. Typical Isolated I<sup>2</sup>C Interface Using ADuM1250

Figure 9 shows a typical application circuit including the pull-up resistors required for both Side 1 and Side 2 busses. Bypass capacitors of between 0.1  $\mu F$  and 0.01  $\mu F$  are required between  $V_{\rm DD1}$  to  $GND_1$  and  $V_{\rm DD2}$  to  $GND_2$ . The 200  $\Omega$  resistor shown in Figure 9 is required for latch-up immunity if the ambient temperature can be between 105°C and 125°C.

#### **MAGNETIC FIELD IMMUNITY**

The ADuM125x is extremely immune to external magnetic fields. The limitation on the ADuM125x magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM125x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum_{n} \prod_{n=1}^{\infty} r_{n}^{2}; n = 1, 2, ...N$$

where:

 $\beta$  is the magnetic flux density (gauss).

*N* is the number of turns in the receiving coil.

 $r_n$  is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM1250 and an imposed requirement that the induced voltage is at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 10.




Figure 10. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (with the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V. Note that this is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM125x transformers. Figure 11 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 11, the ADuM125x is extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM125x to affect the component's operation.





Figure 11. Maximum Allowable Current for Various Current-to-ADuM125x Spacings

Note that at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces can induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 12. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8) Dimensions shown in millimeters (inches)

#### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, VDD2 Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay (ns)	Temperature Range	Package Description	Package Option
ADuM1250ARZ	2	2	1	150	-40°C to +105°C	8-Lead SOIC_N	R-8
ADuM1250ARZ-RL7	2	2	1	150	−40°C to +105°C	8-Lead SOIC_N	R-8
ADuM1250SRZ	2	2	1	150	−40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1250 SRZ-RL7	2	2	1	150	−40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1250WSRZ	2	2	1	150	−40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1250 WSRZ-RL7	2	2	1	150	−40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1251ARZ	2	1	1	150	-40°C to +105°C	8-Lead SOIC_N	R-8
ADuM1251ARZ-RL7	2	1	1	150	-40°C to +105°C	8-Lead SOIC_N	R-8

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

#### **AUTOMOTIVE PRODUCTS**

The ADuM1250W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2006–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D06113-0-7/11(D)



www.analog.com

Rev. D | Page 12 of 12

<sup>&</sup>lt;sup>2</sup> W = Qualified for Automotive Applications.