


# 12V Synchronous Buck PWM DC-DC and Linear Power Controller

## General Description

The RT9259A is a dual-channel DC/DC controller specifically designed to deliver high quality power where 12V power source is available. This part consists of a synchronous buck controller and an LDO controller. The synchronous buck controller integrates MOSFET drivers that support 12V+12V bootstrapped voltage for high efficiency power conversion. The bootstrap diode is built-in to simplify the circuit design and minimize external part count. The LDO controller drives an external N-MOSFET for lower power requirement.

Other features include adjustable operation frequency, internal soft start, under voltage protection, over current protection and shut down function. With the above functions, this part provides customers a compact, high efficiency, well-protected and cost-effective solution. This part comes to SOP-14 package.

## Ordering Information



Note :

RichTek Pb-free and Green products are :

- ▶RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶Suitable for use in SnPb or Pb-free soldering processes.
- ▶100% matte tin (Sn) plating.


## Features

- **Single 12V Bias Supply**
- **Support Dual Channel Power Conversion**
  - ▶One Synchronous Rectified Buck PWM Controller
  - ▶One Linear Controller
- **Both Controllers Drive Low Cost N-Channel MOSFETs**
- **Adjustable Frequency from 150kHz to 1MHz and Free-Run Frequency at 230kHz**
- **Small External Component Count**
- **Output Voltage Regulation**
  - ▶PWM Controller : ±1% Accuracy
  - ▶LDO Controller : ±2% Accuracy
- **Two Internal V<sub>REF</sub> Power Support Lower to 0.8V**
- **Adjustable External Compensation**
- **Linear Controller Drives N-Channel MOSFET Pass Transistor**
- **Fully-Adjustable Outputs**
- **Under Voltage Protection for Both Outputs**
- **Adjustable Over Current Protection**
- **RoHS Compliant and 100% Lead (Pb)-Free**


## Applications

- Graphic Card GPU, Memory Core Power
- Graphic Card Interface Power
- Motherboard, Desktop and Servers Chipset and Memory Core Power
- IA Equipments
- Telecomm Equipments
- High Power DC-DC Regulators

## Pin Configurations



## Typical Application Circuit



## Functional Pin Description

### BOOT (Pin 1)

Bootstrap supply for the upper gate driver. Connect the bootstrap capacitor between BOOT pin and the PHASE pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET.

### RT\_DIS (Pin 2)

Connect a resistor from RT\_DIS to GND to set frequency. In addition, if this pin is pulled down towards GND, it will disable both regulator outputs until released.

### COMP (Pin 3)

Buck converter external compensation. This pin is used to compensate the control loop of the buck converter.

### FB (Pin 4)

Buck converter feedback voltage. This pin is the inverting input of the PWM error amplifier. FB senses the switcher output through an external resistor divider network.

### DRV (Pin 5)

Connect this pin to the gate of an external MOSFET. This pin provides the drive for the linear regulator's pass MOSFET.

### FBL (Pin 6)

Linear regulator feedback voltage. This pin is the inverting input of the LDO error amplifier and protection monitor. Connect this pin to an external resistor divider network of the linear regulator.

### GND (Pin 7)

Signal ground for the IC. All voltages levels are measured with respect to this pin.

### VCC12 (Pin 8)

Connect this pin to a well-decoupled 12V bias supply. It is also the positive supply for the lower gate driver, LGATE.

### VREF (Pin 9)

0.8V reference voltage output.

### OCSET (Pin 10)

Connecting a resistor ( $R_{OCSET}$ ) from this pin to the source of the upper MOSFET and the drain of the lower MOSFET sets the over-current trip point.  $R_{OCSET}$ , an internal  $40\mu A$  current source, and the lower MOSFET on resistance,  $R_{DS(ON)}$ , set the converter over-current trip point ( $I_{OCSET}$ ) according to the following Equation :

$$I_{OCSET} = \frac{40\mu A \times R_{OCSET} - 0.4V}{R_{DS(ON)} \text{ of the lower MOSFET}}$$

### LGATE (Pin 11)

Lower gate driver output. Connect to the gate of the low-side power N-Channel MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turn off.

### PGND (Pin 12)

Power ground return for the lower gate driver.


### PHASE (Pin 13)

Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.

### UGATE (Pin 14)

Upper gate driver output. Connect to gate of the high-side power N-Channel MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.

## Function Block Diagram



**Absolute Maximum Ratings** (Note 1)

- Supply Voltage,  $V_{CC}$  ----- 15V
- PHASE to GND
  - DC ----- -5V to 15V
  - < 200ns ----- -10V to 30V
- BOOT to PHASE ----- 15V
- BOOT to GND
  - DC ----- -0.3V to  $V_{CC}+15V$
  - < 200ns ----- -0.3V to 42V
- UGATE -----  $V_{PHASE} - 0.3V$  to  $V_{BOOT} + 0.3V$
- LGATE ----- GND - 0.3V to  $V_{CC} + 0.3V$
- DRV ----- GND - 0.3V to  $V_{CC} + 0.3V$
- Input, Output or I/O Voltage ----- GND - 0.3V to 7V
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ C$ 
  - SOP-14 ----- 1.000W
- Package Thermal Resistance (Note 4)
  - SOP-14,  $\theta_{JA}$  ----- 100°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -40°C to 150°C
- ESD Susceptibility (Note 2)
  - HBM (Human Body Mode) ----- 2kV
  - MM (Machine Mode) ----- 200V

**Recommended Operating Conditions** (Note 3)

- Supply Voltage,  $V_{CC}$  ----- 12V  $\pm$  10%
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

**Electrical Characteristics**

( $V_{CC} = 12V, T_A = 25^\circ C$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
<b>Supply Input</b>						
Power Supply Voltage	$V_{CC}$		--	12	15	V
Power On Reset	$V_{VCCRTH}$	$V_{CC}$ Rising	8.8	9.6	10.4	V
Power On Reset Hysteresis	$V_{VCCCHYS}$		0.4	0.78	1.2	V
Power Supply Current	$I_{VCC}$	UGATE, LGATE Open	--	3	--	mA
<b>Oscillator</b>						
Free Running Frequency	$f_{OSC}$	$R_{RT} = 110k\Omega$	250	300	350	kHz
Ramp Amplitude			--	1.6	--	V

*To be continued*

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
<b>Reference Voltage</b>						
PWM Error Amplifier Reference	V <sub>REF1</sub>		0.792	0.8	0.808	V
Linear Driver Reference	V <sub>REF2</sub>		0.784	0.8	0.816	V
V <sub>REF</sub> Buffer Source Current			5	--	--	mA
<b>Error Amplifier</b>						
DC Gain			70	88	--	dB
Gain-Bandwidth Product	GBW	C <sub>LOAD</sub> = 5pF	6	15	--	MHz
Slew Rate	SR		3	6	--	V/us
<b>Gate Driver</b>						
Upper Drive Source	R <sub>UGATE</sub>	V <sub>BOOT</sub> - V <sub>PHASE</sub> = 12V, V <sub>BOOT</sub> - V <sub>UGATE</sub> = 1V	--	4	8	Ω
Upper Drive Sink	R <sub>UGATE</sub>	V <sub>UGATE</sub> = 1V	--	4	8	Ω
Lower Drive Source	R <sub>LGATE</sub>	V <sub>CC</sub> - V <sub>LGATE</sub> = 1V	--	4	6	Ω
Lower Drive Sink	R <sub>LGATE</sub>	V <sub>LGATE</sub> = 1V	--	2	4	Ω
<b>Protection</b>						
Under Voltage Protection	V <sub>UVP</sub>		0.36	0.4	0.45	V
Soft-Start Time Interval	T <sub>SS</sub>		2	3	4	ms
Over Current Threshold		R <sub>OCSET</sub> = 20kΩ	--	-400	--	mV
RT_DIS Shutdown Threshold			0.35	0.4	--	V
<b>Linear Regulator</b>						
Output High Voltage	V <sub>DRV</sub>		9.5	10.3	--	V
Output Low Voltage	V <sub>DRV</sub>		--	0.1	1	V
Source Current	I <sub>DRVSR</sub>		2	--	--	mA
Sink Current	I <sub>DRVSC</sub>		0.5	--	--	mA

**Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


**Note 2.** The device is not guaranteed to function outside its operating conditions.

**Note 3.**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ\text{C}$  on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.


**Note 4.**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ\text{C}$  on a high effective 4-layers 2S2P thermal conductivity test board of JEDEC 51-7 thermal measurement standard.

**Typical Operating Characteristics**


**Dead Time**




**Dead Time**




**OCP**




**Power Off**









**Shut Down**



**Start Up**







## Application Information

### Introduction

The RT9259A is a dual-channel DC/DC controller specifically designed to deliver high quality power where 12V power source is available. This part consists of a synchronous buck controller and an LDO controller. The synchronous buck controller integrates internal MOSFET drivers that support 12V+12V bootstrapped voltage for high efficiency power conversion. The bootstrap diode is built-in to simplify the circuit design and minimize external part count. The LDO controller drives an external N-MOSFET for lower power requirement.

### Internal 5VDD Regulator

It is highly recommended to power the RT9259A with well-decoupled 12V to VCC12 pin. VCC12 powers the RT9259A control circuit, low side gate driver and bootstrap circuit for high side gate driver. A bootstrap diode is embedded to facilitates PCB design and reduce the total BOM cost. No external Schottky diode is required. The RT9259A integrates MOSFET gate drives that are powered from the VCC12 pin and support 12V + 12V driving capability. Converters that consist of RT9259A feature high efficiency without special consideration on the selection of MOSFETs.

An internal linear regulator regulates VCC12 input to a 5VDD voltage for internal control logic circuit. No external bypass capacitor is required for filtering the 5VDD voltage. This further facilitates PCB design and reduces the total BOM cost.

### Power On Reset

The RT9259A automatically initializes upon applying of input power (at the VCC12) pin. The power on reset function (POR) continually monitors the input bias supply voltage at the VCC12 pin. The VCC12V POR level is typically 9.6V at VCC12V rising.

### Frequency Setting and Shut Down

Connecting a resistor  $R_{RT}$  from the RT\_DIS pin to GND sets the operation frequency. The relation can be roughly expressed in the equation.

$$f_{OSC} \cong 230kHz + \frac{7700}{R_{RT}} (kHz)$$

When let open, the free running frequency is 230kHz typically. Figure 1 shows the operation frequency vs.  $R_{RT}$  for quick reference.




Figure 1. RT vs. fsw at Low Frequency

Shorting the RT\_DIS pin to GND with an external signal-level MOSFET shuts down the device. This allows flexible power sequence control for specified application. The RT\_DIS pin threshold voltage is 0.4V typically.

### VIN1 Detection

The RT9259A continuously generates a 10kHz pulse train with 1μs pulse width to turn on the upper MOSFET for detecting the existence of VIN1 after VCC12V POR and RT\_DIS enabled as shown in Figure 2. PHASE pin voltage is monitored during the detection duration.

If the PHASE voltage crosses 1.5V four times, VIN1 existence is recognized and the RT9259A initiates its soft start cycle as described in next section.




Figure 2

## Soft Start for Synchronous Buck Converter

A built-in soft-start is used to prevent surge current from power supply input during power on (referring to the Functional Block Diagram). The error amplifier EA is a three-input device. SSE or  $V_{REF1}$  whichever is smaller dominates the behavior non-inverting input. The internal soft start voltage SSE linearly ramps up to about 4V after  $V_{IN1}$  existence is recognized with about 2ms delay. According, the output voltage ramps up smoothly to its target level. The rise time of output voltage is about 2ms as shown in Figure 3.  $V_{REF1}$  takes over the behavior EA when  $SSE > V_{REF1}$ .

SSE is also used for LDO soft start. LDO input voltage  $V_{IN2}$  **MUST** be ready before SSE starts to ramp up. Otherwise UVP function of LDO may be triggered and shut down the RT9259A.




Figure 3 : Start up by RT\_DIS

## Under Voltage Protection

The voltages at FB and FBL pin are monitored for under voltage protection (UVP) after the soft start is completed. UVP is triggered if one of the feedback voltages is under  $(50\% \times V_{REFX})$  with a 30us delay. As shown in Figure 4, the RT9259A PWM controller is shut down when  $V_{FB}$  drops lower than the UVP threshold. In Figure 5, the RT9259A shuts down after 4 time UVP hiccups triggered by FBL.




Figure 4. UVP triggered by FB




Figure 5. UVP hiccups triggered by FBL

## Over Current Protection

The RT9259A senses the current flowing through lower MOSFET for over current protection (OCP) by sensing the PHASE pin voltage as shown in the Functional Block Diagram. A 40uA current source flows through the external resistor  $R_{OCSET}$  to PHASE pin causes 0.8V voltage drop across the resistor. OCP is triggered if the voltage at PHASE pin (drop of lower MOSFET  $V_{DS}$ ) is lower than -0.4V when low side MOSFET conducting. Accordingly inductor current threshold for OCP is a function of conducting resistance of lower MOSFET  $R_{DS(ON)}$  as :

$$I_{OCSET} = \frac{40\mu A \times R_{OCSET} - 0.4V}{R_{DS(ON)}}$$

If MOSFET with  $R_{DS(ON)} = 16m\Omega$  is used, the OCP threshold current is about 25A. Once OCP is triggered, the RT9259A enters hiccup mode and re-soft starts again. The RT9259A shuts down after 4 time OCP hiccups.




Figure 6. Shorted then Start Up




Figure 7. Shorted then Start Up (Extended Figure 3)

**Feedback Compensation**

The RT9259A is a voltage mode controller. The control loop is a single voltage feedback path including a compensator and modulator as shown Figure 8. The modulator consists of the PWM comparator and power stage. The PWM comparator compares error amplifier EA output (COMP) with oscillator (OSC) sawtooth wave to provide a pulse-width modulated (PWM) with an amplitude of  $V_{IN}$  at the PHASE node. The PWM wave is smoothed by the output filter  $L_{OUT}$  and  $C_{OUT}$ . The output voltage ( $V_{OUT}$ ) is sensed and fed to the inverting input of the error amplifier.

A well-designed compensator regulates the output voltage to the reference voltage  $V_{REF}$  with fast transient response and good stability.

In order to achieve fast transient response and accurate output regulation, an adequate compensator design is necessary. The goal of the compensation network is to provide adequate phase margin (greater than 45 degrees) and the highest 0dB crossing frequency. It is also recommended to manipulate loop frequency response that its gain crosses over 0dB at a slope of  $-20dB/dec$ .




Figure 8. Closed Loop

**1) Modulator Frequency Equations**

The modulator transfer function is the small-signal transfer function of  $V_{OUT}/V_{COMP}$  (output voltage over the error amplifier output). This transfer function is dominated by a DC gain, a double pole, and a zero as shown in Figure 10. The DC gain of the modulator is the input voltage ( $V_{IN}$ ) divided by the peak to peak oscillator voltage  $V_{OSC}$ . The output LC filter introduces a double pole, 40dB/decade gain slope above its corner resonant frequency, and a total phase lag of 180 degrees. The resonant frequency of the LC filter expressed as :

$$f_{LC} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$

The ESR zero is contributed by the ESR associated with the output capacitance. Note that this requires that the output capacitor should have enough ESR to satisfy stability requirements. The ESR zero of the output capacitor expressed as follows :

$$f_{ESR} = \frac{1}{2\pi \times C_{OUT} \times ESR}$$

**2) Compensation Frequency Equations**

The compensation network consists of the error amplifier and the impedance networks  $Z_C$  and  $Z_F$  as shown in Figure 9.




Figure 9. Compensation Loop

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C2}$$

$$f_{P1} = \frac{1}{2\pi \times R2 \times \frac{C1 \times C2}{C1 + C2}}$$

Figure 10 shows the DC-DC converter's gain vs. frequency. The compensation gain uses external impedance networks  $Z_C$  and  $Z_F$  to provide a stable, high bandwidth loop. High crossover frequency is desirable for fast transient response, but often jeopardize the system stability. In order to cancel one of the LC filter poles, place the zero before the LC filter resonant frequency. In the experience, place the zero at 75% LC filter resonant frequency. Crossover frequency should be higher than the ESR zero but less than 1/5 of the switching frequency. The second pole is placed at half the switching frequency.




Figure 10. Bode Plot

**Thermal Considerations**

For continuous operation, do not exceed absolute maximum operation junction temperature 125°C. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where  $T_{J(MAX)}$  is the maximum operation junction temperature 125°C,  $T_A$  is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance.

The junction to ambient thermal resistance  $\theta_{JA}$  is layout dependent. For SOP-14 packages, the thermal resistance  $\theta_{JA}$  is 100°C/W on the standard JEDEC 51-7 four-layers thermal test board.

The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated by following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / 100^\circ\text{C/W} = 1.000 \text{ W for SOP-14 packages}$$

The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance  $\theta_{JA}$ . For RT9259A packages, the Figure 11 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.




Figure 11. Derating Curves for RT9259A Packages

**PCB Layout Considerations**

MOSFETs switch very fast and efficiently. The speed with which the current transitions from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. The voltage spikes can degrade efficiency and radiate noise, that results in over-voltage stress on devices. Careful component placement layout and printed circuit design can minimize the voltage spikes induced in the converter. Consider, as an example, the turn-off transition of the upper MOSFET prior to turn-off, the upper MOSFET was carrying the full load current. During turn-off, current stops flowing in the upper MOSFET and is picked up by the low side MOSFET or schottky diode. Any inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selections, layout of the critical components, and use shorter and wider PCB traces help in minimizing the magnitude of voltage spikes.

There are two sets of critical components in a DC-DC converter using the RT9259A. The switching power components are most critical because they switch large amounts of energy, and as such, they tend to generate equally large amounts of noise. The critical small signal components are those connected to sensitive nodes or those supplying critical bypass current.

The power components and the PWM controller should be placed firstly. Place the input capacitors, especially the high-frequency ceramic decoupling capacitors, close to the power switches. Place the output inductor and output capacitors between the MOSFETs and the load. Also locate the PWM controller near by MOSFETs. A multi-layer printed circuit board is recommended. Figure 12 shows the connections of the critical components in the converter. Note that the capacitors  $C_{IN}$  and  $C_{OUT}$  each of them represents numerous physical capacitors.

Use a dedicated grounding plane and use vias to ground all critical components to this layer. Apply another solid layer as a power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the PHASE node, but it is not necessary to oversize this particular island. Since the PHASE node is subjected to very high dV/dt voltages, the stray capacitance formed between these islands and the surrounding circuitry will tend to couple switching noise. Use the remaining printed circuit layers for small signal routing. The PCB traces between the PWM controller and the gate of MOSFET and also the traces connecting source of MOSFETs should be sized to carry 2A peak currents.





Figure 12. The connections of the critical components in the converter

## Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	8.534	8.738	0.336	0.344
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.178	0.254	0.007	0.010
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
M	0.406	1.270	0.016	0.050

**14-Lead SOP Plastic Package**

### Richtek Technology Corporation

Headquarter  
 5F, No. 20, Taiyuen Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789 Fax: (8863)5526611

### Richtek Technology Corporation

Taipei Office (Marketing)  
 8F, No. 137, Lane 235, Paochiao Road, Hsintien City  
 Taipei County, Taiwan, R.O.C.  
 Tel: (8862)89191466 Fax: (8862)89191465  
 Email: marketing@richtek.com