$80m\Omega$, 500mA High-Side Power Switches with Flag

General Description

The RT9721A/B are low voltage, single N-MOSFET highside power switches, optimized for self-powered and buspowered Universal Serial Bus (USB) applications. The RT9721A/B series provides a charge pump circuitry to drive the internal MOSFET switch; the switch's low R_{DS(ON)}, $80m\Omega$, meets USB voltage drop requirements; and a flag output is available to indicate fault conditions to the local USB controller.

Additional features include soft-start to limit inrush current during plug-in, thermal shutdown to prevent catastrophic switch failure from high-current loads, under-voltage lockout (UVLO) to ensure that the device remains off unless there is a valid input voltage present. The maximum current is limited to typically 750mA in dual ports in accordance with the USB power requirements, lower quiescent current as 50uA making this device ideal for portable battery-operated equipment.

The RT9721A is designed without output auto-discharge function and RT9721B is designed with output autodischarge function.

The RT9721A/B are available in SOT-23-5 package requiring minimum board space and smallest components.


Features

- Compliant to USB Specifications
- Built-In N-MOSFET
 - Typical R_{DS(ON)} : 80mΩ
- Output Can Be Forced to Higher Than Input (Off-State)
- Low Supply Current :
 - ▶ 50µA Typical at Switch On State
 - ▶ 0.1µA Typical at Switch Off State
- Guaranteed 500mA Continuous Load Current
- Wide Input Voltage Ranges : 2.5V to 5.5V
- Open-Drain Fault Flag Output
- Hot Plug-In Application (Soft-Start)
- 2.15V Typical Under-Voltage Lockout (UVLO)
- Current Limiting Protection
- Thermal Shutdown Protection
- Reverse Current Flow Blocking (no body diode)
- UL Approved—E219878 (UL)
- RoHS Compliant and Halogen Free

Applications

- USB Bus/Self Powered Hubs
- USB Peripherals
- Notebook, Motherboard PCs

Pin Configurations



Note :

Richtek products are :

Ordering Information

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.


Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

FLG




Typical Application Circuit



Functional Pin Description

Pin No.	Pin Name	Pin Function			
1	VIN	Switch Input Voltage.			
2	GND	Ground.			
3	EN	Chip Enable (Active High).			
4	FLG	Open-Drain Fault Flag Output.			
5	VOUT	Switch Output Voltage.			

Function Block Diagram





Absolute Maximum Ratings (Note 1)

Supply Input Voltage, V _{IN}	- 6V
EN Input Voltage	- –0.3V to 6V
Flag Voltage	- 6V
• Power Dissipation, $P_D \textcircled{O} T_A = 25^{\circ}C$	
SOT-23-5	- 0.4W
Package Thermal Resistance (Note 2)	
SOT-23-5, θ _{JA}	- 250°C/W
Lead Temperature (Soldering, 10 sec.)	- 260°C
Junction Temperature	- 150°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 3)	
НВМ	- 4kV
MM	- 400V

Recommended Operating Conditions (Note 4)

Supply Input Voltage Range, VIN	2.5V to 5.5V
EN Input Voltage Range	0V to 5.5V
Junction Temperature Range	–40°C to 125°C
Ambient Temperature Range	–40°C to 85°C

Electrical Characteristics

$(V_{IN} = 5V, C_{IN} =$	1μF, Cout =	10μF, T _A = 25°C,	unless otherwise specified)
(. • pai, i A = • • •,	

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Switch On Resistance		R _{DS(ON)}	V _{IN} = 5V, I _{OUT} = 100mA		80	100	mΩ	
Supply Current		I _{SW_ON}	Switch On, V _{OUT} = Open		50	70	μΑ	
		I _{SW_OFF}	Switch Off, V _{OUT} = Open		0.1	1		
EN	Logic-Low Voltage	V _{IL}	V _{IN} = 2.5V to 5.5V, Switch Off			0.8	V	
Threshold	Logic-High Voltage	VIH	V _{IN} = 2.5V to 5.5V, Switch On	2	-		V	
EN Input C	urrent	I _{EN}	V _{EN} = 5V		0.01	0.1	μA	
Output Leakage Current		I _{LEAKAGE}	V_{EN} = 0V, R_{LOAD} = 0 Ω		0.5	1	μA	
Output Turn-On Rise Time		T _{ON_RISE}	10% to 90% of V _{OUT} Rising		200		μs	
Current Limit Detect Threshold		ILIM_THRES	I _{OUT} Rising			1	А	
Current Limit		I _{LIM}	V _{OUT} = 4V 5			900	mA	
FLG Output Resistance		R _{FLG}	I _{SINK} = 1mA		10		Ω	
FLG Off Current		FLG_OFF	V _{FLG} = 5V		0.01	1	μA	
FLG Delay Time (Note 5)		t _D	From fault condition to FLG		12	20	ms	
Shutdown Auto-Discharge Resistance		R _{Discharge}	V _{EN} = 0V		100	150	Ω	

To be continued

DS9721A/B-02 April 2011



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Under-Voltage Lockout	VUVLO	V _{IN} Increasing	1.9	2.15	2.4	V
Under-Voltage Hysteresis	ΔV_{UVLO}	V _{IN} Decreasing	-	0.1		V
Thermal Shutdown Protection	T _{SD}		-	150		°C
Thermal Shutdown Hysteresis	ΔT_{SD}		-	25		°C

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note 2. θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.


Note 4. The device is not guaranteed to function outside its operating conditions.


Note 5. The FLAG delay time is input voltage dependent, see "Typical Operating Characteristics" graph for further details.

Typical Operating Characteristics












DS9721A/B-02 April 2011



Switch On Supply Current vs. Temperature




Switch Off Supply Current vs. Temperature




www.richtek.com











Current Limit Detect Threshold vs. Input Voltage




www.richtek.com


6




Output Turn-On Rise Time vs. Temperature



Current Limit Detect Threshold vs. Temperature






DS9721A/B-02 April 2011

www.richtek.com 7





Time (400ms/Div)

www.richtek.com 8 Time (2ms/Div)


Applications Information

The RT9721A/B are single N-MOSFET high-side power switch with active-high enable input, optimized for selfpowered and bus-powered Universal Serial Bus (USB) applications. The RT9721A/B series equipped with a charge pump circuitry to drive the internal N-MOSFET switch; the switch's low $R_{DS(ON)}$, $80m\Omega$, meets USB voltage drop requirements; and a flag output is available to indicate fault conditions to the local USB controller.

Input and Output

 V_{IN} (input) is the power source connection to the internal circuitry and the drain of the MOSFET. V_{OUT} (output) is the source of the MOSFET. In a typical application, current flows through the switch from V_{IN} to V_{OUT} toward the load. If V_{OUT} is greater than V_{IN} , current will flow from V_{OUT} to V_{IN} since the MOSFET is bidirectional when on.

Unlike a normal MOSFET, there is no a parasitic body diode between drain and source of the MOSFET, the RT9721A/B prevent reverse current flow if V_{OUT} being externally forced to a higher voltage than V_{IN} when the chip is disabled ($V_{EN} < 0.8V$).



Chip Enable Input

The switch will be disabled when the EN pin is in a logic low condition. During this condition, the internal circuitry and MOSFET are turned off, reducing the supply current to 0.1 μ A typical. The maximum guaranteed voltage for a logic low at the EN pin is 0.8V. A minimum guaranteed voltage of 2V at the EN pin will turn the RT9721A/B on. Floating the input may cause unpredictable operation. EN should not be allowed to go negative with respect to GND.

Soft Start for Hot Plug-In Applications

In order to eliminate the upstream voltage droop caused by the large inrush current during hot-plug events, the "soft-

DS9721A/B-02 April 2011

start" feature effectively isolates the power source from extremely large capacitive loads, satisfying the USB voltage droop requirements.

Fault Flag

The RT9721A/B series provides a \overline{FLG} signal pin which is an N-Channel open drain MOSFET output. This open drain output goes low when V_{OUT} < V_{IN} – 1V, current limit or the die temperature exceeds 150°C approximately. The \overline{FLG} output is capable of sinking a 10mA load to typically 200mV above ground. The \overline{FLG} pin requires a pull-up resistor, this resistor should be large in value to reduce energy drain. A 100k Ω pull-up resistor works well for most applications. In the case of an over-current condition, \overline{FLG} will be asserted only after the flag response delay time, t_D, has elapsed. This ensures that \overline{FLG} is asserted only upon valid overcurrent conditions and that erroneous error reporting is eliminated.

For example, false over-current conditions may occur during hot-plug events when extremely large capacitive loads are connected and causes a high transient inrush current that exceeds the current limit threshold. The \overline{FLG} response delay time tD is typically 12ms.

Under-Voltage Lockout

Under-voltage lockout (UVLO) prevents the MOSFET switch from turning on until input voltage exceeds approximately 2.15V. If input voltage drops below approximately 2.05V, UVLO turns off the MOSFET switch, \overline{FLG} will be asserted accordingly. Under-voltage detection functions only when the switch is enabled.

Current Limiting Protection

The current limit circuitry prevents damage to the MOSFET switch and the hub downstream port but can deliver load current up to the current limit threshold of typically 700mA through the switch of RT9721A/B series. When a heavy load or short circuit is applied to an enabled switch, a large transient current may flow until the current limit circuitry responds. Once this current limit threshold is exceeded, the device enters constant current mode until the thermal shutdown occurs or the fault is removed.

RICHTEK

Thermal Shutdown

Thermal shutdown is employed to protect the device from damage if the die temperature exceeds approximately 150°C. The power switch will auto-recover when the IC is cooling down. The thermal hysteresis temperature is about 25°C.

Universal Serial Bus (USB) & Power Distribution

The goal of USB is to enable devices from different vendors to interoperate in an open architecture. USB features include ease of use for the end user, a wide range of workloads and applications, robustness, synergy with the PC industry, and low-cost implementation. Benefits include self-identifying peripherals, dynamically attachable and reconfigurable peripherals, multiple connections (support for concurrent operation of many devices), support for as many as 127 physical devices, and compatibility with PC Plug-and-Play architecture.

The Universal Serial Bus connects USB devices with a USB host: each USB system has one USB host. USB devices are classified either as hubs, which provide additional attachment points to the USB, or as functions, which provide capabilities to the system (for example, a digital joystick). Hub devices are then classified as either Bus-Power Hubs or Self-Powered Hubs.

A Bus-Powered Hub draws all of the power to any internal functions and downstream ports from the USB connector power pins. The hub may draw up to 500mA from the upstream device. External ports in a Bus-Powered Hub can supply up to 100mA per port, with a maximum of four external ports.

Self-Powered Hub power for the internal functions and downstream ports does not come from the USB, although the USB interface may draw up to 100mA from its upstream connect, to allow the interface to function when the remainder of the hub is powered down. The hub must be able to supply up to 500mA on all of its external downstream ports. Please refer to Universal Serial Specification Revision 2.0 for more details on designing compliant USB hub and host systems. Over-Current protection devices such as fuses and PTC resistors (also called polyfuse or polyswitch) have slow trip times, high on-resistance, and lack the necessary circuitry for USB-required fault reporting.

The faster trip time of the RT9721A/B power distribution allow designers to design hubs that can operate through faults. The RT9721A/B have low on-resistance and internal fault-reporting circuitry that help the designer to meet voltage regulation and fault notification requirements.

Because the devices are also power switches, the designer of self-powered hubs has the flexibility to turn off power to output ports. Unlike a normal MOSFET, the devices have controlled rise and fall times to provide the needed inrush current limiting required for the bus-powered hub power switch.

Supply Filter/Bypass Capacitor

A 1uF low-ESR ceramic capacitor from VIN to GND, located at the device is strongly recommended to prevent the input voltage drooping during hot-plug events. However, higher capacitor values will further reduce the voltage droop on the input. Furthermore, without the bypass capacitor, an output short may cause sufficient ringing on the input (from source lead inductance) to destroy the internal control circuitry. The input transient must not exceed 6.5V of the absolute maximum supply voltage even for a short duration.

Output Filter Capacitor

A low-ESR 150uF aluminum electrolytic or tantalum between VOUT and GND is strongly recommended to meet the 330mV maximum droop requirement in the hub VBUS (Per USB 2.0, output ports must have a minimum 120uF of low-ESR bulk capacitance per hub). Standard bypass methods should be used to minimize inductance and resistance between the bypass capacitor and the downstream connector to reduce EMI and decouple voltage droop caused when downstream cables are hot-insertion transients. Ferrite beads in series with VBUS, the ground line and the 0.1μ F bypass capacitors at the power connector pins are recommended for EMI and ESD protection. The bypass capacitor itself should have a low dissipation factor to allow decoupling at higher frequencies.

www.richtek.com 10

Voltage Drop

The USB specification states a minimum port-output voltage in two locations on the bus, 4.75V output of a Self-Powered Hub port and 4.4V output of a Bus-Powered Hub port. As with the Self-Powered Hub, all resistive voltage drops for the Bus-Powered Hub must be accounted for to guarantee voltage regulation (see Figure 7-47 of Universal Serial Specification Revision 2.0).

The following calculation determines $V_{OUT(MIN)}$ for multiple ports (N_{PORTS}) ganged together through one switch (if using one switch per port, N_{PORTS} is equal to 1) :

 $V_{OUT(MIN)} = 4.75V - [I_I x (4 x R_{CONN} + 2 x R_{CABLE})] - (0.1A x N_{PORTS} x R_{SWITCH}) - V_{PCB}$

Where

R_{CONN} : Resistance of connector contacts (two contacts per connector)

 R_{CABLE} : Resistance of upstream cable wires (one 5V and one GND)

 R_{SWITCH} : Resistance of power switch (80m Ω typical for RT9721A/B)

V_{PCB} : PCB voltage drop

The USB specification defines the maximum resistance per contact (R_{CONN}) of the USB connector to be $30m\Omega$ and the drop across the PCB and switch to be 100mV. This basically leaves two variables in the equation : the resistance of the switch and the resistance of the cable.

If the hub consumes the maximum current (I₁) of 500mA, the maximum resistance of the cable is $90m\Omega$.

The resistance of the switch is defined as follows :

$$\begin{split} \mathsf{R}_{SWITCH} &= \{ \ 4.75 \mathsf{V} - 4.4 \mathsf{V} - [\ 0.5 \mathsf{A} \ x \ (4 \ x \ 30 \mathsf{m}\Omega + 2 \ x \\ 90 \mathsf{m}\Omega)] \ - \ \mathsf{V}_{\mathsf{PCB}} \} \ / \ (0.1 \mathsf{A} \ x \ \mathsf{N}_{\mathsf{PORTS}}) \\ &= (200 \mathsf{mV} - \mathsf{V}_{\mathsf{PCB}}) \ / \ (0.1 \mathsf{A} \ x \ \mathsf{N}_{\mathsf{PORTS}}) \end{split}$$

If the voltage drop across the PCB is limited to 100mV, the maximum resistance for the switch is $250m\Omega$ for four ports ganged together. The RT9721A/B, with its maximum 110m Ω on-resistance over temperature, easily meets this requirement.

Thermal Considerations

For continuous operation, do not exceed absolute maximum operation junction temperature. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

Where $T_{J(MAX)}$ is the maximum operation junction temperature, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

For recommended operating conditions specification of RT9721A/B, the maximum junction temperature is 125°C. The junction to ambient thermal resistance θ_{JA} is layout dependent. For SOT-23-5 package, the thermal resistance θ_{JA} is 250°C/W on the standard JEDEC 51-3 single layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by following formula :

 $P_{D(MAX)}$ = (125°C - 25°C) / (250°C/W) = 0.4W for SOT-23-5 package

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} . For the RT9721A/B, Figure 1 shows the maximum power dissipation allowed under various ambient temperatures.




Figure 1. Maximum Power Dissipation Derating Curve

DS9721A/B-02 April 2011



Layout Considerations

For best performance of the RT9721A/B series, the following guidelines must be strictly followed.

- Input and output capacitors should be placed close to the IC and connected to ground plane to reduce noise coupling.
- The GND should be connected to a strong ground plane for heat sink.
- Keep the main current traces as possible as short and wide.





Figure 2



Outline Dimension



Symbol	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.889	1.295	0.035	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.356	0.559	0.014	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

SOT-23-5 Surface Mount Package

Richtek Technology Corporation

Headquarter 5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation

Taipei Office (Marketing) 5F, No. 95, Minchiuan Road, Hsintien City Taipei County, Taiwan, R.O.C. Tel: (8862)86672399 Fax: (8862)86672377 Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.

DS9721A/B-02 April 2011