

NEC's LOW POWER GPS RF RECEIVER


UPB1008K

FEATURES

- LOW POWER CONSUMPTION: 52 mW
- DUAL-CONVERSION IQ DOWN CONVERTER¹: Reference frequency: REFin = 27 MHz
- PSEUDO-BASEBAND WITH 2-BIT DIGITIZED OUTPUT
- ON-CHIP LNA, ON-CHIP FREQUENCY SYNTHESIZER, IF AGC AMPLIFIER:
 - with 45 dB typical range of adjustable gain
- SMALL 36 PIN QFN PACKAGE:
 Flat lead style for better RF performance
 Note:

1. Based on eRide's proprietary GPS DSP architecture

BLOCK DIAGRAM




APPLICATIONS

- E911 ENABLED MOBILE PHONE
- IN-VEHICLE NAVIGATION SYSTEMS
- LOW POWER HANDHELD GPS RECEIVER
- PC/PDA+GPS INTEGRATION
- ASSET TRACKING

DESCRIPTION


NEC's UPB1008K is a Silicon RFIC especially designed for handheld low power/low cost GPS receivers. The IC combines an LNA, followed by a double-conversion RF/IF downconverter block and a PLL frequency synthesizer on one chip. The second IF Freqency is a pseudo- baseband signal into a on-chip 2-bit A/D converters. The device can operate on a supply voltage as low as 2.7 V, and is a housed in a small 36 pin QFN (Quad, Flat, No-lead) package, resulting in a very low power consumption and reduced board space.

NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.



RF APPLICATION DIAGRAM

ADVANCED GPS COMPLETE SOLUTION



ADVANCED GPS COMPLETE SOLUTION

"NEC Corporation and eRide, Inc. have teamed to provide an advanced positioning solution delivering high GPS performance, accuracy, integration and architecture flexibility. The chip set combines CEL's **UPB1008K** receiver IC with eRide's **Opus One** SOC (System-on-a-Chip) Baseband ASIC and is suitable for standard GPS products as well as Cellular Handset applications. Also provided are scalable client navigation software and drivers, plus location-aiding data from eRide's Smart Server. Together, they offer a complete hardware/infrastructure solution.

The chip set's design allows it to operate independently of wireless interface standards - and independently of the host product's CPU and Operating System. This unique approach to system integration makes it easy to deploy the chip set into an wireless application, in any wireless network. A "Universal Hardware" solution, the design promises lower manufacturing costs and, ultimately lower cost to the consumer.

The chip set's advanced positioning architecture offers unmatched sensitivity providing fast, accurate positioning architecture offers unmatched sensitivity providing fast and accurate position fixes, even when indoors or in deep in urban canyons."

HIGH PERFORMANCE GPS OMNI MODE

LI, C/A code receiver

Performance	Indoor	Outdoor
Time to First Fix w/ aiding	5-7sec	1-3sec
Time to First Fix w/o aiding	10-20sec	3-5sec
Accuracy	10-25m cep	2-5m cep
Sensitivity	-155dBm	-142dBm
	in 1sec dwells	in two 10msec dwells

Superior performance in high reflection indoor environments and in urban canyon types of outdoor environments

POWER DISSIPATION

First Fix	400 mW
Tracking	200-300 mW
Stand By	30 mW

ELECTRICAL CHARACTERISTICS (TA = 25°C, Vcc = 3.0 V, unless otherwise specified)

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
lcc	Total Circuit Current, No Signals	mA	14	18	23.5
Vcc	Supply Voltage	V	2.7	3.0	3.3
ICC_PD	Power down current, PIN 13 = VIL	μΑ	-	1	10
Icc rf	RF Block Circuit Current (pin 3), No signal	μΑ	0.4	0.5	0.7
Icc lo	VCO Block Circuit Current (pin 7), No signal	mA	4.1	5.6	7.2
ICC pll	PLL Block Circuit Current (pin 9), No signal	mA	2.7	3.6	4.7
ICC bb	Baseband Block Circuit Current (pin 23), No signal,	mA	2.5	3.4	4.3
	open load				
ICC if	IF Block Circuit Current (pin 28), No signal	mA	2.7	3.7	4.7
ICC Ina	Pre-Amplifier Open Connector Current (pin 36), No signal	mA	1.0	1.4	1.8

LNA/RF DOWNCONVERTER

(fRFin = 1575.42 MHz, f1stLoin = 1400 MHz, PLO = -10 dBm, f1stIF = 175 MHz, Pin 13: VIL = 3 V, ZL differential = 32Ω & Zs = Γopt)

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	ТҮР	MAX
CGLNA_MIX	Power conversion gain from 2nd LNA/mixer to 1st IF, PRFin = -50 dBm	dB	18	23	28
NFLNA_MIX	Noise Figure of 2nd LNA/mixer(SSB), Input matched	dB	_	5	-
P1dBLNA_MIX	1 dB Compression refer to source, Input matched	dBm	-	-38	-
ZLNAin	RF Input Impedance of LNA	Ohm	-	31	-
ZMIXout	IF Output Impedance of Mixer	Ohm		32	
Alo-IF	Local Signal Leak to IF, f1stLOin=1400 MHz, PLO = 0 dBm	dBm	_	-35	_
Alo-rf	Local Signal Leak to RF, $f_{1stLOin}=1400 \text{ MHz}$, PLO = 0 dBm	dBm	-	-50	-

PLL

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	ТҮР	MAX
Ісрон	PLL Charge Pump High Side Current @ VCPout = VCC/2	μΑ	-	200	-
ICPOL	PLL Charge Pump Low Side Current @ VCPout = VCC/2	μΑ	-	-200	-
fpd	Phase Comparison Frequency	MHz	-	13.5	-

CRYSTAL OSCILLATOR/REVERENCE AMPLIFIER BLOCK

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
VREFin	Reference input minimum level	mVpp	50	200	-
fref	Input Frequency of Reference Input	MHz	-	27	-
VT	VCO Control Voltage, PLL Locked	V	0.8	1.5	2.2
C/N	VCO C/N, \triangle 1kHz, Loop band width = 5 kHz	dBc/Hz	57	62	_

AGC AMPLIFIER, I-Q DEMODULATOR, and ADC BLOCK(f1stlFin = 175 MHz, Zin = 600Ω)

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
CGAGC/MIX	Maximum voltage conversion gain of AGC amplifier/ I-Q mixer, Pin = -60 dBm, VAGC = 0.5 V, Unmatched	dB	_	30	-
	Minimum voltage conversion gain of AGC amplifier/ I-Q mixer, Pin = -60 dBm, VAGC = 2.0 V, Unmatched	dB	-	-15	_
AAGC/MIX	AGC control range, $V_{AGC} = 0.5 V$ to 2 V	dB	25	45	-
P1dBAGC	1 dB compression input to AGC amplifier, set voltage gain = 30 dB	dBm	-	-45	-
VAGC	AGC control voltage	V	0.5	-	2.0
BW	3dB Mixer Bandwidth	MHz	_	10	-
Viq-c	IQ BalanceControl Voltage, Gain(Ich) = Gain (Qch)	V	_	2.1	2.8
Alq-c	IQ Balance Control Gain Range, VIQ-C = 0 to 3 V	dB	4.0	6.5	-
Duty Ich	Ich Mag Bit Output Pulse Duty, P1stIFin = -84 dBm $VAGC = 0.5 V$, VIQ-C = 0 V	%	50	-	-
Duty Qch	Qch Mag Bit Output Pulse Duty, PIF2in = -88 dBm VAGC = 0.5 V, VIQ-C = 0 V	%	50	-	-
BASEBA	ND AMPLIFIER BLOCK (Zs = $2k\Omega \& ZL = 2 k\Omega$)				
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
Vввон	Baseband output logic high, CL = 10 pF	V	2.0	-	-
Vbbol	Baseband output logic low, CL = 10 pF	V	0	-	0.5

ABSOLUTE MAXIMUM RATINGS^{1,2} (T_A = 25°C)

SYMBOLS	PARAMETERS	UNITS	RATINGS
Vcc	Supply Voltage ⁴	Vcc	3.6
PD	Total Power Dissipation ³	mW	361
Тор	Operating Temperature	°C	-40 to +85
Tstg	Storage Temperature	°C	-55 to +150
ICC_total	Total Circuit Current ⁴		

Notes:


1. Operation in excess of any one of these parameters may result in permanent damage.

- 2. More than two items must not be reached simultaneously.
- 3. TA = $+85^{\circ}$ C, mounted on a 50 x 50 x 1.6 mm double-sided copper clad epoxy glass PWB.
- 4. TA = 25°C

RECOMMENDED OPERATING CONDITIONS

SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
Vcc	Supply Voltage	V	2.7	3.0	3.3
Тор	Operating Temperature	°C	-40	+25	+85
fRFin	RF Input Frequency	MHz		1575	
fREFin	Reference Frequency	MHz		27	
f1st∟o	1st LO Oscillating				
	Frequency	MHz		1400	
f1stIFin	1st IF Input Frequency	MHz		175	
f2ndLOin	2nd LO Input Frequency	MHz		175	
Vін	Power Down Control				
	Voltage "High"	V	2		Vcc
VIL	Power Down Control				
	Voltage "Low"	V	0		0.5

APPLICATION CIRCUIT



UPB1008K

Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
1	GNDIna	Ground pin of LNA	30
2	LNAin	Input pin of low noise amplifier. It is a single-ended open collector design. Capacitive coupling is required; external matching will improve gain or NF.	
3	VCCrf	Supply voltage pin of LNA, RF mixer and VCO voltage regulator.	70
4	GNDlo	Ground pin of 1st LO Oscillator circuit and RF Mixer.	x r = 410 x r = 410 x r = 410 r = 300 ≠ a, a ≠ r=300
5	1stLO-OSC1	Din 5 % 6 are been nine of the differential	r=300 ≩ ♣ ♣ ♣ ≸ ^{r=300}
6	1stLO-OSC1	Pin 5 & 6 are base pins of the differential amplifier for 1st LO oscillator. These pins require an LC (varacator) tank circuit to oscillate at around 1400 MHz.	
7	VCClo	Supply voltage pin of oscillator circuit for 1st LO Oscillator and RF mixer	Regulator GND 4
8	PDout	This is a current mode charge pump output. For connection to a passive RC loop filter for driving external varactor diode of 1stLO-OSC.	Source Control
9	VCCdig	Supply voltage pin of digital portion of the chip.	GLA WOLL Sink Control GLA Sink Control GLA Sink Control GLA Sink Control GLA Sink Control GLA Sink Control GLA Sink Control GLA Sink Control GLA Sink Control Sink Control Sin
10	REFin	Input pin of reference frequency buffer. This pin should be equipped with external 27 MHz oscillator (e.g. TCXO).	9 ↓ F=20k ↓ r=20k ↓
11	GNDdig	Ground pin of digital portion of the chip.	10 10 10 10 10 10 10 10 10 10


Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
12	I/Q Balance Control	The voltage on this pin controls the Q channel IF Amplifier Gain. Gain control of ±2 dB can be achieved for 0~3 V. Leave open-circuited if not used.	
13	PD1	Standby mode control. Low=whole chip OFF & High=Whole chip ON.	
<u>14</u> 15	2lFout-Q 2lFout-Qb	Differential ouptut pins of quadrature demodulator Q output. Adding a lowpass shunt capacitor between these pins will define the IF Bandwidth.	Aur pourpe of r=2k r=2k ESD ESD ESD I 15.(26)
16 17	DC offset Q DC offset Qb	DC offset compensation pin for C arm. A low pass capacitor shunt to Pin 17 is required. DC offset compensation pin for Q-bar arm. A low pass capacitor shunt to Pin 16 is required.	tic-setu 2 2 0

UPB1008K

A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required.	23 r=5k r=21.5 A ESD 18 18
19 Qmag Digitized Q signal. Magnitude bit of 2-bit ADC output. 20 Qsign Digitized Q signal. Sign bit of 2-bit ADC output 21 Isign Digitized I signal. Sign bit of 2-bit ADC output. 22 Imag Digitized I signal. Magnitude bit of 2-bit ADC output. 23 VCCbb Supply voltage pin of CMOS output driver. 24 DCoffsetlb DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. 26 2IFout-Ib Differential output pins of quadrature	r=5k r=21.5 X ESD 19, (20.21,22)
20 Qsign Digitized Q signal. Sign bit of 2-bit ADC output 21 Isign Digitized I signal. Sign bit of 2-bit ADC output. 22 Imag Digitized I signal. Magnitude bit of 2-bit ADC output. 23 VCCbb Supply voltage pin of CMOS output driver. 24 DCoffsetlb DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetl DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. 26 2IFout-lb Differential output pins of quadrature	T ESD T (20.21.22) T ESD T (20.21.22) T ESD T ESD
21 Isign Digitized I signal. Sign bit of 2-bit ADC output. 22 Imag Digitized I signal. Magnitude bit of 2-bit ADC output. 23 VCCbb Supply voltage pin of CMOS output driver. 24 DCoffsetlb Dc offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. 26 2IFout-Ib Differential output pins of quadrature	T ESD T ESD
22 Imag Digitized I signal. Magnitude bit of 2-bit ADC output. 23 VCCbb Supply voltage pin of CMOS output driver. 23 VCCbb Supply voltage pin of CMOS output driver. 24 DCoffsetlb DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetl DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. 26 2IFout-lb Differential output pins of quadrature	T ESD T ESD T ESD T ESD T 19, (20,21,22) T ESD T ESD T ESD T ESD
23 VCCbb Supply voltage pin of CMOS output driver. 24 DCoffsetlb DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetl DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. 26 21Fout-Ib Differential output pins of quadrature	T ESD T ESD T ESD T ESD T 19, (20,21,22) T ESD T ESD T ESD T ESD
24 DCoffsetlb DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. See 25 DCoffsetl DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. See 26 2IFout-Ib Differential output pins of quadrature See	T ESD T ESD T ESD T ESD T 19, (20,21,22) T ESD T ESD T ESD T ESD
24 DCoffsetlb DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. See 25 DCoffsetl DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. See 26 2IFout-lb Differential output pins of quadrature See	P 19, (20,21,22)
24 DCoffsetlb DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. See 25 DCoffsetl DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. See 26 2IFout-lb Differential output pins of quadrature See	
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib Differential output pins of quadrature See	
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI A low pass capacitor shunt to Pin 25 is required. A low pass capacitor shunt to Pin 24 is required. 26 2IFout-Ib Differential output pins of quadrature See	
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib Differential output pins of quadrature See	
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib Differential output pins of quadrature See	
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib Differential output pins of quadrature See	
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib 26 2IFout-Ib Differential output pins of quadrature See	18
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib 26 2IFout-Ib Differential output pins of quadrature See	18
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib 26 2IFout-Ib Differential output pins of quadrature See	18
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetl 26 2IFout-Ib 26 2IFout-Ib Differential output pins of quadrature See	
A low pass capacitor shunt to Pin 25 is required. 25 DCoffsetI 26 2IFout-Ib 26 2IFout-Ib Differential output pins of quadrature See	
25 DCoffset DC offset compensation pin for I arm. A low pass capacitor shunt to Pin 24 is required. 26 2IFout-Ib Differential output pins of quadrature See	pin 16 & 17 schematic
A low pass capacitor shunt to Pin 24 is required. 26 2IFout-Ib Differential output pins of quadrature See	
26 2IFout-Ib Differential output pins of quadrature See	
26 2IFout-Ib Differential output pins of quadrature See	
	pin 14 & 15 schematic
ZT T ZIEUU-T T UEHIOUUIAIO FOUIDUL AOOIDO A IOWOASS SOUDT	
capacitor between these pins will define the	
IF bandwidth.	
28 VCC if Supply voltage pin of analog portion of the chip.	
20 V/CO ii Suppry voitage pin or analog porton or the Chip.	28 🔿
29 VAGC Gain control voltage pin of IF amplifier. This voltage	
performs reverse control,(i.e., VAGC up → gain down).	
If this pin is left open, then it is default at	<u>ل</u>
maximum gain.	Ť
	Ę
· · · · · · · · · · · · · · · · · · ·	ESD \$ r=300
	🗧 📴 📷 To AGC Amp
Typical AGC	
Gain Response	
Gain nesponse	
	ESD r=3k
	Ì
	_
-15	
0.5 1.5 2 VAGC (V)	320
30 IF-in1 Differential input pins of 1st IF AGC amplifier	²⁸ P
31 IF-in2	
32 GNDanalog Ground pin of analog portion of the chip.	
	γ_{+}
	ESD ESD
geben 🛣 083	r=4k 🛊 🏠 ESU
**D	──┥
ESD	ESD
	r=1.42k r=1.42k
	32 📥
	7 😋
33 Mixout2 Differential output pins of RF mixer. This is an emitter	
34 Mixout1 follower output buffer, provide a 50Ω output load.	
	<u>┤<u></u>┓╺┽_╣ │ <u></u>[╋]╘ऽ○ │</u>
× *	₽ ³³
Regulator	
	r=111
	ĭ
	40
	_

Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
35	Vref	Base-emitter junction voltage wth respect to ground. May be used for biasing an external discrete transistor. Regulation will develop PTAT current.	Regulator 4 0 4 1 C
36	LNAbias	LNA output pin. External bias (Vcc) and matching for gain is required.	See pin 2 schematic


INTERNAL BLOCK DIAGRAM



ORDERING INFORMATION

Part Number	Package
UPB1008K	36 Pin plastic QFN

OUTLINE DIMENSIONS (Units in mm)



Caution:

The island pins located on the corners are needed to fabricate products in our plant, but do not serve any other function.

Consequently the island pins should not be soldered and should remain non-connection pins.

Life Support Applications

These NEC products are not intended for use in life support devices, appliances, or systems where the malfunction of these products can reasonably be expected to result in personal injury. The customers of CEL using or selling these products for use in such applications do so at their own risk and agree to fully indemnify CEL for all damages resulting from such improper use or sale.

California Eastern Laboratories, Your source for NEC RF, Microwave, Optoelectronic, and Fiber Optic Semiconductor Devices. 4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • FAX (408) 988-0279 • www.cel.com DATA SUBJECT TO CHANGE WITHOUT NOTICE