

PSRAM

2-Mbit (128K x 16)

Pseudo Static RAM


Features

- · Advanced low-power architecture
- High speed: 55 ns, 70 ns
- Wide voltage range: 2.7V to 3.6V
- Typical active current: 1 mA @ f = 1 MHz
- · Low standby power
- · Automatic power-down when deselected

Functional Description

The M24L216128DA is a high-performance CMOS pseudo static RAM (PSRAM) organized as 128K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for portable applications such as cellular telephones. The device can be put into standby mode, reducing power consumption dramatically when deselected (CE1 HIGH, CE2 LOW or both BHE and BLE are HIGH). The input/output pins(I/O₀ through I/O₁₅) are placed in a high-impedance state when the chip is deselected (CE1 HIGH, CE2 LOW) or OE is deasserted HIGH), or during a write operation (Chip Enabled and Write Enable WE LOW). Reading from the device is accomplished by asserting the Chip Enables (CE1 LOW and CE2 HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O_7 . If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. Seethe Truth Table for a complete description of read and write modes.

Logic Block Diagram




Publication Date: Jul. 2008

Revision: 1.2 1/14



Pin Configuration[2, 3, 4]





44-pin TSOPII Top View

| | | | 1 | |
|--------|----|----|----------|-------|
| A4 🗆 | 1 | 44 | Ь | A5 |
| A3 🗆 | 2 | 43 | Ь | A6 |
| A2 🗆 | 3 | 42 | Þ | A7 |
| A1 🗆 | 4 | 41 | \vdash | ŌĒ |
| A0 🗆 | 5 | 40 | Ь | BHE |
| CE1 | 6 | 39 | Ь | BLE |
| I/O0 🗆 | 7 | 38 | Þ | I/O15 |
| I/O1 🗖 | 8 | 37 | Ь | 1/014 |
| I/O2 🗆 | 9 | 36 | Ь | 1/013 |
| I/O3 🗖 | 10 | 35 | Ь | 1/012 |
| Vcc □ | 11 | 34 | Ь | Vss |
| Vss 🗆 | 12 | 33 | Ь | Vcc |
| I/O4 🗆 | 13 | 32 | Ь | 1/011 |
| I/O5 🗆 | 14 | 31 | Ь | I/O10 |
| I/O6 🗆 | 15 | 30 | Þ | 1/09 |
| I/07 🗆 | 16 | 29 | Ь | 1/08 |
| WE | 17 | 28 | Ь | CE2 |
| A16 □ | 18 | 27 | Þ | A8 |
| A15 □ | 19 | 26 | Þ | A9 |
| A14 □ | 20 | 25 | Þ | A10 |
| A13 □ | 21 | 24 | Þ | A11 |
| A12 🗆 | 22 | 23 | Þ | NC |
| | | | | |

Revision: 1.2 2/14



Product Portfolio Product

| | | | | | | | | Power D | Dissipatio | n | |
|---|--------------|---------------------------|------|-----------|-----------|--------------------------------|-----------|---------|-------------------------------|-----------------------|------|
| | Product | V _{CC} Range (V) | | | Speed(ps) | Operating I _{CC} (mA) | | | Standby I _{SB2} (µA) | | |
| | Product | | | Speed(ns) | f = 1N | ИНz | $f = f_N$ | ЛАX | Standby | I _{SB2} (µA) | |
| | | Min. | Тур. | Max | | Typ.[5] | Max. | Typ.[5] | Max. | Typ. [5] | Max. |
| Ī | M24L216128DA | 41.04.04.00.00.4 | 3.6 | 55 | 4 | 4 5 | 14 | 22 | 0 | 40 | |
| | W24L210128DA | 2.7 | 3.0 | 3.0 | 70 | I | 1 5 | 8 15 | | 9 40 | |

Note:

- 2. Ball D3, H1, G2, H6 are the address expansion pins for the 4-Mb, 8-Mb, 16-Mb, and 32-Mb densities respectively.
- 3. NC "no connect"—not connected internally to the die.
- 4. DNU (Do Not Use) pins have to be left floating or tied to V_{SS} to ensure proper application.
- 5. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC} (typ) and $T_A = 25 \,^{\circ}\text{C}$.

Publication Date: Jul. 2008

Revision: 1.2 3/14

Elite Semiconductor Memory Technology Inc.



Maximum Ratings

| Static Discharge Voltage | >2001V |
|--------------------------------|----------|
| (per MIL-STD-883, Method 3015) | |
| Latch-up Current | > 200 mA |

Operating Range

| Range | Ambient Temperature (T_A) | Vcc |
|------------|-----------------------------|--------------|
| Extended | -25°C to +85°C | 2.7V to 3.6V |
| Industrial | -40°C to +85°C | 2.7V to 3.6V |

DC Electrical Characteristics (Over the Operating Range)

| | | | | -55 | | | | -70 | | Unit |
|------------------|---|--|---------------------------------------|--------------------------|-------------|------------------------|--------------------------|-------------|---------------------------|------|
| Parameter | Description | Test Conditions | | Min. | Typ .[5] | Max. | Min. | Typ. [5] | Max. | |
| V _{CC} | Supply Voltage | | | 2.7 | 3.0 | 3.6 | 2.7 | 3.0 | 3.6 | V |
| V _{OH} | Output HIGH Voltage | I _{OH} = −0.1 | mA | V _{CC} - 0.4 | | | V _{CC} - 0.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 0.1 | mA | | | 0.4 | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 0.8* V _{CC} | | V _{CC} + 0.4V | 0.8* V _{CC} | | V _{CC} +0 .4V | V |
| V _{IL} | Input LOW Voltage | f = 0 | | -0.4 | | 0.4 | -0.4 | | 0.4 | V |
| I _{IX} | Input Leakage Current | GND ≤V _{IN} ≤ V _{CC} | | -1 | | +1 | -1 | | +1 | μΑ |
| l _{OZ} | Output Leakage Current | $GND \leq V_{OUT} \leq V_{CC}$ | Output Disabled | -1 | | +1 | -1 | | +1 | μΑ |
| | V _{CC} Operating | $f = f_{MAX} = 1/t_{RC}$ | V _{CC} = 3.6V | | 14 | 22 | | 8 | 15 | |
| I _{CC} | Supply Current | f = 1 MHz | I _{OUT} = 0mA CMOS levels | | 1 | 5 | | 1 | 5 | mA |
| I _{SB1} | Automatic CE1 Power-Down Current —CMOS Inputs | $\overline{\text{CE1}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{ CE2} \le 0.2\text{V}, \text{ V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{ V}_{\text{IN}} \le 0.2\text{V}, \text{ f} = f_{\text{MAX}}$ (Address and Data Only), $\text{f} = 0$ ($\overline{\text{OE}}$, $\overline{\text{WE}}$, $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$), $\text{V}_{\text{CC}} = 3.6\text{V}$ | | | 40 | 250 | | 40 | 250 | μΑ |
| I _{SB2} | Automatic CE1 Power-Down Current —CMOS Inputs | $\overline{CE}1 \ge V_{CC}-0.2V$, CE: $V_{IN} \ge V_{CC} - 0.2V$ or V_{I} $f = 0$, $V_{CC} = 3.6V$ | | | 9 | 40 | | 9 | 40 | μA |

Capacitance[9]

| Parameter | Description | Description Test Conditions | | Unit |
|------------------|--------------------|-----------------------------|---|------|
| C _{IN} | Input Capacitance | TA = 25°C, f = 1 MHz | 8 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = V_{CC(typ)}$ | 8 | pF |

Thermal Resistance[9]

| Parameter | Description | Test Conditions | BGA | Unit |
|-----------|---|---|-----|------|
| ΘЈΑ | Thermal Resistance(Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/ JESD51. | 55 | °C/W |
| ΘJC | Thermal Resistance (Junction to Case) | | 17 | °C/W |

Notes:


- $6.V_{IH(MAX)} = V_{CC} + 0.5V$ for pulse durations less than 20 ns.
- $7.V_{IL(MIN)} = -0.5V$ for pulse durations less than 20 ns.
- 8. Overshoot and undershoot specifications are characterized and are not 100% tested.
- 9. Tested initially and after any design or process changes that may affect these parameters.

Publication Date: Jul. 2008 Revision: 1.2 4/14

Elite Semiconductor Memory Technology Inc.



AC Test Loads and Waveforms



OUTPU'S

| Parameters | 3.0V V _{CC} | Unit |
|-----------------|----------------------|------|
| R1 | 22000 | Ω |
| R2 | 22000 | Ω |
| R _{TH} | 11000 | Ω |
| V_{TH} | 1.50 | V |

Switching Characteristics Over the Operating Range[10]

| Parameter | Description | -55 [′ | [4] | -7 | Unit | |
|----------------------|--|--------|------|------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| Read Cycle | | | | | | |
| t _{RC} | Read Cycle Time | 55[14] | | 70 | | ns |
| t _{AA} | Address to Data Valid | | 55 | | 70 | ns |
| t _{OHA} | Data Hold from Address Change | 5 | | 10 | | ns |
| t _{ACE} | CE1 LOW and CE2 HIGH to Data Valid | | 55 | | 70 | ns |
| t _{DOE} | OE LOW to Data Valid | | 25 | | 35 | ns |
| t _{LZOE} | OE LOW to LOW Z[11, 12] | 5 | | 5 | | ns |
| t _{HZOE} | OE HIGH to High Z[11, 12] | | 25 | | 25 | ns |
| t _{LZCE} | CE1 LOW and CE2 HIGH to Low Z[11, 12] | 2 | | 5 | | ns |
| t _{HZCE} | CE1 HIGH and CE2 LOW to High Z[11, 12] | | 25 | | 25 | ns |
| t _{DBE} | BLE/BHE LOW to Data Valid | | 55 | | 70 | ns |
| t _{LZBE} | BLE/BHE LOW to Low Z[11, 12] | 5 | | 5 | | ns |
| t _{HZBE} | BLE / BHE HIGH to High Z[11, 12] | | 10 | | 25 | ns |
| t _{SK} [14] | Address Skew | | 0 | | 10 | ns |
| Write Cycle[12] | | | | | | |
| t _{WC} | Write Cycle Time | 55 | | 70 | | ns |
| t _{SCE} | CE1 LOW and CE2 HIGH to Write End | 45 | | 55 | | ns |
| t _{AW} | Address Set-Up to Write End | 45 | | 55 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | ns |

Notes:

- 10. Test conditions assume signal transition time of 1 V/ns or higher, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0V to $V_{\text{CC(typ)}}$, and output loading of the specified $I_{\text{OL}}/I_{\text{OH}}$ and 30-pF load capacitance.
- 11. thzoe, thzee, thzee, and thzwe transitions are measured when the outputs enter a high-impedance state.
- 12. High-Z and Low-Z parameters are characterized and are not 100% tested.
- 13. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE1} = V_{IL}$, $\overline{CE2} = V_{IH}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates write.
- 14. To achieve 55-ns performance, the read access should be Chip-enable controlled. In this case t_{ACE} is the critical parameter and t_{SK} is satisfied when the addresses are stable prior to chip enable going active. For the 70-ns cycle, the addresses must be stable within 10 ns after the start of the read cycle.

Publication Date: Jul. 2008

Revision: 1.2 5/14




Switching Characteristics Over the Operating Range (continued)[10]


| Parameter | Description | -55 | -70 | | Unit | |
|-------------------|--------------------------|------|------|------|------|----|
| Parameter | Description | Min. | Max. | Min. | Max. | |
| t _{PWE} | WE Pluse Width | 40 | | 55 | | ns |
| t _{BW} | BLE/BHE LOW to Write End | 50 | | 55 | | ns |
| t _{SD} | Data Set-Up to Write End | 25 | | 25 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High-Z[11, 12] | | 25 | | 25 | ns |
| t _{LZWE} | WE HIGH to Low-Z[11, 12] | 5 | | 5 | | ns |

Switching Waveforms

Read Cycle 1 (Address Transition Controlled)[14, 15, 16]



Read Cycle 2 (OE Controlled)[14, 16]



Notes:

- 15. Device is continuously selected. \overline{OE} , $\overline{CE}1$ = V_{IL} and CE2 = V_{IH} .
- 16. WE is HIGH for Read Cycle.


Publication Date: Jul. 2008 Revision: 1.2 6/14

Elite Semiconductor Memory Technology Inc.




Switching Waveforms (continued)

Write Cycle 1 (WE Controlled)[13, 14, 17, 18, 19]



Write Cycle 2 (CE1 or CE2 Controlled)[13, 14, 17, 18, 19]



Notes:

17.Data I/O is high impedance if $\overline{OE} \ge V_{IH}$.

18.If Chip Enable goes INACTIVE with $\overline{\text{WE}}$ = HIGH, the output remains in a high-impedance state.


19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

Elite Semiconductor Memory Technology Inc.


Publication Date: Jul. 2008 Revision: 1.2 7/14



Switching Waveforms (continued) Write Cycle 3 (WE Controlled, OE LOW)[18, 19]



Write Cycle 4 (BHE/BLE Controlled, OE LOW)[18, 19]




Revision: 1.2 8/14




Avoid Timing

ESMT Pseudo SRAM has a timing which is not supported at read operation, If your system has multiple invalid address signal shorter than tRC during over 15 μ s at read operation shown as in Abnormal Timing, it requires a normal read timing at leat during 15 μ s shown as in Avoidable timing 1 or toggle $\overline{CE1}$ to high (\geq tRC) one time at least shown as in Avoidable Timing 2.


Abnormal Timing



Avoidable Timing 1



Avoidable Timing 2



Elite Semiconductor Memory Technology Inc.

Publication Date: Jul. 2008 Revision: 1.2 9/14



Truth Table[20]

| CE1 | CE2 | WE | ŌĒ | BHE | BLE | Inputs/Outputs | Mode | Power |
|-----|-----|----|----|-----|-----|--|-----------------------------------|----------------------------|
| Н | Χ | Χ | Х | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Χ | L | Χ | Χ | X | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| X | Χ | Χ | X | Н | Н | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| L | Н | Н | L | L | L | Data Out (I/O ₀ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | L | Н | L | Data Out $(I/O_0-I/O_7)$; $(I/O_8-I/O_{15})$ in High Z | Read | Active (I _{CC}) |
| L | Н | Η | L | L | Н | Data Out ($I/O_8-I/O_{15}$); ($I/O_0-I/O_7$) in High Z | Read | Active (I _{CC}) |
| L | Н | Η | Н | L | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | Н | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Η | Ι | L | Н | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data In (I/O ₀ –I/O ₁₅) | Write (Upper Byte and Lower Byte) | Active (I _{CC}) |
| L | Н | L | Х | Н | L | Data In (I/O ₀ –I/O ₇); (I/O ₈ –I/O ₁₅) in High Z | Write (Lower Byte Only) | Active (I _{CC}) |
| L | Н | L | Х | L | Н | Data Out (I/O_8 – I/O_{15}); (I/O_0 – I/O_7) in High Z | Write (Upper Byte Only) | Active (I _{CC}) |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---------------------|--|-----------------|
| 55 | M24L216128DA-55BEG | 48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free) | Extended |
| 70 | M24L216128DA -70BEG | 48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free) | Extended |
| 55 | M24L216128DA-55TEG | 44-pin TSOPII (Pb-Free) | Extended |
| 70 | M24L216128DA-70TEG | 44-pin TSOPII (Pb-Free) | Extended |
| 55 | M24L216128DA-55BIG | 48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free) | Industrial |
| 70 | M24L216128DA -70BIG | 48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free) | Industrial |
| 55 | M24L216128DA-55TIG | 44-pin TSOPII (Pb-Free) | Industrial |
| 70 | M24L216128DA-70TIG | 44-pin TSOPII (Pb-Free) | Industrial |

20.H = Logic HIGH, L = Logic LOW, X = Don't Care.

Elite Semiconductor Memory Technology Inc.

Publication Date: Jul. 2008


Revision: 1.2 10/14





Package Diagrams

48-Lead VFBGA (6 x 8 x 1 mm)

TOP VIEW








51-85150-*B



44-LEAD TSOP(II) PSRAM(400mil)



| Symbol | Dimension in mm | | | Dimension in inch | | |
|--------|-----------------|-------|------------|-------------------|-------|-------|
| | Min | Norm | Max | Min | Norm | Max |
| Α | | | 1.20 | | | 0.047 |
| A1 | 0.05 | | 0.15 | 0.002 | | 0.006 |
| A2 | 0.95 | 1.00 | 1.05 | 0.037 | 0.039 | 0.042 |
| В | 0.30 | | 0.45 | 0.012 | | 0.018 |
| B1 | 0.30 | 0.35 | 0.40 | 0.012 | 0.014 | 0.016 |
| С | 0.12 | | 0.21 | 0.005 | | 0.008 |
| C1 | 0.10 | | 0.16 | 0.004 | | 0.006 |
| D | 18.28 | 18.41 | 18.54 | 0.720 | 0.725 | 0.730 |
| ZD | 0.805 REF | | | 0.0317 REF | | |
| E | 11.56 | 11.76 | 11.96 | 0.455 | 0.463 | 0.471 |
| E1 | 10.03 | 10.16 | 10.29 | 0.395 | 0.400 | 0.4 |
| L | 0.40 | 0.59 | 0.69 | 0.016 | 0.023 | 0.027 |
| L1 | 0.80 REF | | | 0.031 REF | | |
| е | 0.80 BSC | | | 0.0315 BSC | | |
| θ | 0° | | 8 ° | 0° | | 8° |

Elite Semiconductor Memory Technology Inc.

Publication Date: Jul. 2008 Revision: 1.2 12/14



Revision History

| Revision | Date | Description |
|----------------|------------|--|
| 1.0 | 2007.07.06 | Original |
| 1.1 | 2008.02.27 | 1. Add 44-pin TSOPII package 2. Add Avoid timing 3. Modify type error of function description (standby mode : \overline{CE1} LOW, CE2 HIGH => \overline{CE1} HIGH, CE2 LOW) |
| 1.2 2008.07.04 | | Move Revision History to the last Modify voltage range 2.7V~3.3V to 2.7V~3.6V Add Industrial grade |

Publication Date: Jul. 2008

Revision: 1.2 13/14



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Jul. 2008

Revision: 1.2 14/14