## 480MHz, 1 x 1 Video Crosspoint Switch with Synchronous Enable

The HA4244 is a very wide bandwidth $1 \times 1$ crosspoint switch ideal for professional video switching, HDTV, computer monitor routing, and other high performance applications. The circuit features very low power dissipation, excellent differential gain and phase, high off isolation, symmetric slew rates, fast switching, and a latched enable signal. When disabled, the output is switched to a high impedance state, making the HA4244 ideal for routing matrix equipment.

The latched enable input allows for synchronized channel switching. When CLK is low the master control latch loads the next EN, while the closed slave control latch maintains the crosspoint in its current state. CLK switching high closes the master latch, loads the now open slave latch, and enables or disables the HA4244 according to the current state of the EN input.

This crosspoint's design ensures that it powers up in the disabled state to eliminate bus contention concerns, and to minimize supply current draw at power up.

For applications requiring an asynchronous crosspoint switch, please refer to the HA4201 and HA4600 data sheets.

## Functional Diagram



Timing Diagram


## Features

- Low Power Dissipation. . . . . . . . . . . . . . . . . . . . . . 105mW
- Symmetrical Slew Rates . . . . . . . . . . . . . . . . . . . 1700V/ $\mu \mathrm{s}$
- 0.1dB Gain Flatness. . . . . . . . . . . . . . . . . . . . . . . 250MHz
- -3dB Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . 480MHz
- Off Isolation ( 100 MHz ) . . . . . . . . . . . . . . . . . . . . . . . 85dB
- Differential Gain and Phase . . . . . . 0.01\%/0.01 Degrees
- High ESD Rating $>1800 \mathrm{~V}$
- TTL Compatible Control Signals
- Latched Enable Input for Synchronous Switching
- Powers-Up in Disabled State; Avoids Bus Contention


## Applications

- Professional Video Switching and Routing
- Video Multiplexers
- Computer Graphics
- RF Switching and Routing
- PCM Data Routing


## Part Number Information



## Pinot

## HA4244

(SOIC)
TOP VIEW


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Voltage Between V+ and V-. | 12V |
| Input Voltage | V ${ }_{\text {SUPPLY }}$ |
| Digital Input Current (Note 2) | $\pm 25 \mathrm{~mA}$ |
| Output Current. | 20 mA |

## Operating Conditions

Temperature Range
.
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. $\theta_{J A}$ is measured with the component mounted on an evaluation PC board in free air.
2. If an input signal is applied before the supplies are powered up, the input current must be limited to this maximum value.

Electrical Specifications $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA4244 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| DC SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Supply Voltage |  | Full | $\pm 4.5$ | $\pm 5.0$ | $\pm 5.5$ | V |
| Supply Current$\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$ | $\mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}$ | 25, 70 | - | 10.5 | 13 | mA |
|  | $\mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}$ | 0 | - | - | 14.5 | mA |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | 25, 70 | - | - | 275 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | 0 | - | - | 325 | $\mu \mathrm{A}$ |
| ANALOG DC CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage Swing without Clipping | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }} \pm \mathrm{V}_{\mathrm{IO}} \pm 20 \mathrm{mV}$ | 25, 70 | $\pm 2.7$ | $\pm 2.8$ | - | V |
|  |  | 0 | $\pm 2.4$ | $\pm 2.5$ | - | V |
| Output Current |  | Full | 15 | 20 | - | mA |
| Input Bias Current |  | Full | - | 30 | 50 | $\mu \mathrm{A}$ |
| Output Offset Voltage |  | 25 | -10 | - | 10 | mV |
| Output Offset Voltage Drift (Note 3) |  | Full | - | 25 | 50 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| Turn-On Time |  | 25 | - | 160 | - | ns |
| Turn-Off Time |  | 25 | - | 320 | - | ns |
| DIGITAL DC CHARACTERISTICS |  |  |  |  |  |  |
| Input Logic High Voltage |  | Full | 2 | - | - | V |
| Input Logic Low Voltage |  | Full | - | - | 0.8 | V |
| EN Input Current | $V_{E N}=0$ to 4 V | Full | -2 | - | 2 | $\mu \mathrm{A}$ |
| CLK Input Current | $\mathrm{V}_{\text {CLK }}=0$ to 4 V | Full | -10 | - | 10 | $\mu \mathrm{A}$ |
| EN Setup Time to CLK Rising Edge |  | Full | - | 25 | - | ns |
| EN Hold Time after CLKRising Edge |  | Full | - | 10 | - | ns |

Electrical Specifications $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA4244 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| Insertion Loss | $1 \mathrm{~V}_{\text {P-P }}$ | Full | - | 0.04 | 0.05 | dB |
| -3dB Bandwidth | $\mathrm{R}_{\mathrm{S}}=82 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 480 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=43 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 25 | - | 380 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=36 \Omega, \mathrm{C}_{\mathrm{L}}=21 \mathrm{pF}$ | 25 | - | 370 | - | MHz |
| $\pm 0.1 \mathrm{~dB}$ Flat Bandwidth | $\mathrm{R}_{\mathrm{S}}=82 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 250 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=43 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 25 | - | 175 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=36 \Omega, \mathrm{C}_{\mathrm{L}}=21 \mathrm{pF}$ | 25 | - | 170 | - | MHz |
| Input Resistance |  | Full | 200 | 400 | - | $\mathrm{k} \Omega$ |
| Input Capacitance |  | Full | - | 1.0 | - | pF |
| Enabled Output Resistance |  | Full | - | 15 | - | $\Omega$ |
| Disabled Output Capacitance | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | Full | - | 2.0 | - | pF |
| Differential Gain | 4.43 MHz , Note 3 | 25 | - | 0.01 | 0.02 | \% |
| Differential Phase | 4.43 MHz , Note 3 | 25 | - | 0.01 | 0.02 | Degrees |
| Off Isolation | $1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, 100 \mathrm{MHz}, \mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega$ | Full | - | 85 | - | dB |
| Slew Rate$\left(1.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P},},+\mathrm{SR} /-\mathrm{SR}\right)$ | $\mathrm{R}_{\mathrm{S}}=82 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 1750/1770 | - | V/ $\mu \mathrm{s}$ |
|  | $\mathrm{R}_{\mathrm{S}}=43 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 25 | - | 1460/1360 | - | V/ $\mu \mathrm{s}$ |
|  | $\mathrm{R}_{S}=36 \Omega, \mathrm{C}_{\mathrm{L}}=21 \mathrm{pF}$ | 25 | - | 1410/1360 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Total Harmonic Distortion | Note 3 | Full | - | 0.01 | 0.1 | \% |
| Disabled Output Resistance |  | Full | - | 12 | - | $\mathrm{M} \Omega$ |

NOTE:
3. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.

## AC Test Circuit



NOTE: $C_{L}=C_{X}+$ Test Fixture Capacitance.

## PC Board Layout

The frequency response of this circuit depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!
Attention should be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.

Keep input and output traces as short as possible, because trace inductance and capacitance can easily become the performance limiting items.

## Application Information

## General

The HA4244 is a synchronous $1 \times 1$ crosspoint switch that is ideal for the matrix element in small, high input-to-output isolation switchers and routers. The HA4244's low input capacitance and high input resistance provide excellent video terminations when used with an external $75 \Omega$ resistor. This crosspoint contains no feedback or gain setting resistors, so the output is a true high impedance load when the $I C$ is disabled ( $\mathrm{EN}=0$ ).

## Synchronizing Latches

The HA4244 contains two latches which gate the EN input, thereby allowing all the crosspoints in a matrix to switch states synchronously. The latches also allow the EN input to be changed without affecting the current state of the HA4244. Thus, the next channel switch can be set up, and isn't acted upon until the next rising CLK edge. As long as the EN signals meet a setup and hold time relative to the rising CLK edge, all of the HA4244s will assume their new state at the same time.

## Power-Up Disable Function

The double latched EN signal, and single CLK input prevent the user from controlling the crosspoint state at power-up. To rectify this situation, the HA4244 incorporates power-up circuitry to ensure that the crosspoint powers up in the disabled state. Disabling the HA4244 prevents bus contention between multiplexed outputs, and minimizes the switching matrix supply current during power-up. Consider, for example, a matrix of 625 crosspoints that power-up randomly. If $50 \%$ of them power-up enabled, the required matrix supply current is $3.3 \mathrm{~A}(313 \times 10.5 \mathrm{~mA})$, neglecting output current. If HA4244s are utilized the power-up current is reduced to $0.125 \mathrm{~A}(625 \times 200 \mu \mathrm{~A})$.

## Frequency Response

Most applications utilizing the HA4244 require a series output resistor, $\mathrm{R}_{\mathrm{S}}$, to tune the response for the specific load capacitance, $C_{L}$, driven. Bandwidth and slew rate degrade as $C_{L}$ increases (as shown in the Electrical Specification table), so give careful consideration to component placement to minimize trace length. As an example, -3 dB bandwidth decreases to 160 MHz for $C_{L}=100 \mathrm{pF}, R_{S}=0 \Omega$. In big matrix configurations where $C_{L}$ is large, better frequency response is obtained by cascading two levels of crosspoints in the case of multiplexed outputs, or distributing the load between two drivers if $C_{L}$ is due to bussing and subsequent stage input capacitance.

## Control Signals

EN - The ENABLE input is a TTL/CMOS compatible, active high input. When driven low this input forces the output to a true high impedance state and reduces the power dissipation by two orders of magnitude.

CLK - An active high, TTL/CMOS compatible input that controls the synchronizing latches. When CLK transistions low, the current state of the EN input is latched in the IC. This allows the EN input to be changed to the value correspending to the next channel switch, without affecting the HA4244's current state. The HA4244 assumes the new state on the next rising edge of CLK.

## Power Up Considerations

No signals should be applied to the digital inputs before the power supplies are activated. Latch-up may occur if the inputs are driven at the time of power up. To prevent latchup, the input currents during power up must not exceed the values listed in the Absolute Maximum Ratings.

## Harris' Crosspoint Family

Harris offers a variety of $1 \times 1$ and $4 \times 1$ crosspoint switches. In addition to the HA4244, the $1 \times 1$ family includes the HA4600, which is an essentially similar device but without the synchronizing latches, and the HA4201 asynchronous crosspoint with a Tally output (enable indicator). The $4 \times 1$ family is comprised of the HA4314, HA4404, and HA4344. The HA4314 is a 14 lead basic $4 \times 1$ crosspoint. The HA4404 is a 16 lead device with Tally outputs to indicate the selected channel. The HA4344 is a 16 lead crosspoint with synchronized control lines (A0, A1, $\overline{\mathrm{CS}}$ ). With synchronization, the control information for the next channel switch can be loaded into the crosspoint without affecting the current state. On a subsequent clock edge the stored control state effects the desired channel switch.

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, Unless Otherwise Specified


FIGURE 1. LARGE SIGNAL PULSE RESPONSE


FIGURE 3. FREQUENCY RESPONSE


FIGURE 2. INPUT CAPACITANCE vs FREQUENCY


FIGURE 4. GAIN FLATNESS


FIGURE 5. OFF ISOLATION

## Die Characteristics

DIE DIMENSIONS:
51 mils $\times 36$ mils $\times 19$ mils
$1290 \mu \mathrm{~m} \times 910 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu (1\%)/TiW Thickness: Metal 1: $6 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

Type: Metal 2: AICu (1\%)
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 1.1 \mathrm{k} \AA$

## PASSIVATION:

Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$

## TRANSISTOR COUNT:

## 53

SUBSTRATE POTENTIAL (Powered Up):
V-

Metallization Mask Layout


