

# HCS160MS

# Radiation Hardened BCD Decade Synchronous Counter

September 1995

# Features


- 3 Micron Radiation Hardened SOS CMOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset: >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
  Fanout (Over Temperature Range) -Standard Outputs: 10 LSTTL Loads
- -Bus Driver Outputs: 15 LSTTL Loads • Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
   -VIL = 30% of VCC Max
- -VIH = 70% of VCC Min
- Input Current Levels Ii  $\leq$  5 $\mu\text{A}~@$  VOL, VOH

# Description

The Intersil HCS160MS is a Radiation Hardened high speed presettable BCD decade synchronous counter that features an asynchronous reset and look-ahead carry logic. Counting and parallel presetting are accomplished synchronously with the low-to-high transition of the clock. A low level on the synchronous parallel enable input, SPE, disables counting and allows data at the preset inputs, P0 - P3, to be loaded into the counter. The counter is reset by a low on the master reset input, MR. Two count enables, PE and TE are provided for n-bit cascading. TE also controls the terminal count output, TC. The terminal count output indicates a maximum count for one clock pulse and is used to enable the next cascaded stage to count.

The HCS160MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCS160MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix.)



Ordering	Information
----------	-------------

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCS160DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCS160KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCS160D/Sample	+25°C	Sample	16 Lead SBDIP
HCS160K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCS160HMSR	+25°C	Die	Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999 Spec Number 518834 File Number 2296.2



#### TRUTH TABLE

	INPUTS						OUTPUTS	
OPERATING MODE	MR	СР	PE	TE	SPE	Pn	Qn	тс
Reset (Clear)	L	Х	х	Х	х	Х	L	L
Parallel Load	Н		х	х	I	I	L	L
	н		х	Х	I	h	н	(Note 1)
Count	Н		h	h	h (Note 3)	х	Count	(Note 1)
Inhibit	Н	х	I (Note 2)	х	h (Note 3)	х	qn	(Note 1)
	Н	х	х	I (Note 2)	h (Note 3)	Х	qn	L

H = HIGH Voltage Level

L = LOW Voltage Level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition

X = Immaterial

q = Lower case letterindicate the state of the referenced output prior to the LOW-to-HIGH clock transition

\_\_\_\_ = LOW-to-HIGH clock transition

NOTES:

1. The TC output is HIGH when TE is HIGH and the counter is at terminal count (HHHH for 161 and HLLH for 160)

2. The HIGH-to-LOW transition of PE or TE on the 54/74161 and 54/74160 should only occur while CP is high for conventional operation

184

3. The LOW-to-HIGH transition of SPE on the 54/74161 and 54/74160 should only occur while CP is high for conventional operation

#### **Absolute Maximum Ratings**

#### **Reliability Information**

Supply Voltage (VCC)0.	5V to +7.0V
Input Voltage Range, All Inputs0.5V to	VCC +0.5V
DC Input Current, Any One Input	±10mA
DC Drain Current, Any One Output	±25mA
(All Voltage Reference to the VSS Terminal)	
Storage Temperature Range (TSTG)65°C	C to +150 <sup>o</sup> C
Lead Temperature (Soldering 10sec)	+265°C
Junction Temperature (TJ)	+175°C
ESD Classification	Class 1

Thermal Resistance	θ <sub>JA</sub> 73ºC/W	θ <sub>JC</sub> 24ºC/W
SBDIP Package		
Ceramic Flatpack Package	114ºC/W	29°C/W
Maximum Package Power Dissipation at +12	5°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		0.44W
If device power exceeds package dissipation	capability, p	rovide heat
sinking or derate linearly at the following rate	:	
SBDIP Package	1	I3.7mW/ <sup>o</sup> C
Ceramic Flatpack Package		8.8mW/ <sup>o</sup> C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

## **Operating Conditions**

Supply Voltage (VCC)	+4.5V to +5.5V
Input Rise and Fall Times at 4.5V VCC (TR, TF)	100ns Max
Operating Temperature Range (T <sub>A</sub> )	5°C to +125°C

Input Low Voltage (VIL)	. 0.0V to 30% of VCC
Input High Voltage (VIH)	. 70% of VCC to VCC

			GROUP		LIN	IITS	
PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	МАХ	
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μΑ
			2, 3	+125°C, -55°C	-	750	μΑ
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
		VOOT = 0.4V, VIL = 0V	2, 3	+125°C, -55°C	4.0	-	mA
Output Current	Dutput Current IOH Source)	VCC = 4.5V, VIH = 4.5V, VOUT = VCC - 0.4V,	1	+25°C	-4.8	-	mA
(Source)		VIL = 0V	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 3.15V, IOL = 50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 3.85V, IOL = 50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, IOH = -50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85V, IOH = -50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μΑ
Guneni			2, 3	+125°C, -55°C	-	±5.0	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

#### NOTES:

1. All voltages referenced to device GND.

2. For functional tests, VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

PARAMETER			GROUP		LIM				
	SYMBOL	(NOTES 1, 2) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	МАХ	UNITS		
CP to QN	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	27	ns		
	15611		10, 11	+125°C, -55°C	2	33	ns		
CP to TC	TPHL,	TPHL, V TPLH		9	+25°C	2	24	ns	
	15611		10, 11	+125°C, -55°C	2	29	ns		
TE to TC	TPHL,	· · ·	TPHL, VCC : TPLH	VCC = 4.5V	9	+25°C	2	19	ns
	15611	-11	10, 11	+125°C, -55°C	2	23	ns		
$\overline{\text{MR}}$ to QN, $\overline{\text{MR}}$ to TC	TPHL	VCC = 4.5V	9	+25°C	2	32	ns		
			10, 11	+125°C, -55°C	2	39	ns		

#### TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.

					LIM	LIMITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	МАХ	UNITS
Capacitance Power Dissipation	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	38	pF
Dissipation		1	+125°C, -55°C	-	63	pF	
Input Capacitance	CIN	VCC = Open, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C, -55°C	-	10	pF
Output Transition Time	TTHL TTLH	VCC = 4.5V	1	+25°C	-	15	ns
Time			1	+125°C, -55°C	-	22	ns
Max Operating Frequency	FMAX	VCC = 4.5V	1	+25°C	30	-	MHz
riequency			1	+125°C, -55°C	20	-	MHz

NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

		(NOTES 1, 2)		200K	LIMITS	
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	МАХ	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	4.0	-	mA

#### TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

				200K LIMITS		
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	МАХ	UNITS
Output Current (Source)	ЮН	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOL = 50µA	+25°C	-	-0.1	V
Output Voltage High	VOH	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOH = -50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL =1.35V, (Note 3)	+25°C	-	-	-
CP to QN	TPHL, TPLH	VCC = 4.5V	+25°C	2	29	ns
CP to TC	TPHL, TPLH	VCC = 4.5V	+25°C	2	33	ns
TE to TC	TPHL, TPLH	VCC = 4.5V	+25°C	2	23	ns
$\overline{\text{MR}}$ to QN, $\overline{\text{MR}}$ to TC	TPHL	VCC = 4.5V	+25°C	2	39	ns

#### TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC

3. For functional tests VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

#### TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

# Specifications HCS160MS

#### TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD	
Initial Test (Prebu	rn-In)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL.H	
Interim Test I (Pos	stburn-In)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL.H	
Interim Test II (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H, IOZL.H	
PDA		100%/5004	1, 7, 9, Deltas		
Interim Test III (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H, IOZL.H	
PDA		100%/5004	1, 7, 9, Deltas		
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11		
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11		
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11	
	Subgroup B-6	Sample/5005	1, 7, 9		
Group D	•	Sample/6005	1, 7, 9		

NOTE:

1. Alternate Group A testing in accordance with Method 5005 of Mil-Std-883 may be exercised.

#### TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TEST		READ ANI	DRECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 7, 9	Table 4 (Note 1)

NOTE:

1. Except FN test which will be performed 100% go/no-go.

#### TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILI	LATOR
OPEN	GROUND	1/2 VCC = 3V $\pm$ 0.5V	VCC = 6V ± 0.5V	50kHz	25kHz
STATIC I BURN-IN					
11 - 15	1 - 10	-	16	-	-
STATIC II BURN-IN	•	•			
11 - 15	8	-	1 - 7, 9, 10, 16	-	-
DYNAMIC BURN-IN		•			
-	4, 6, 8	11 - 15	1, 3, 5, 7, 9, 10, 16	2	-

NOTES:

1. Each pin except VCC and GND will have a resistor of  $10 \text{K}\Omega \pm 5\%$  for static burn-in

2. Each pin except VCC and GND will have a resistor of 1K $\Omega\pm5\%$  for dynamic burn-in

#### **TABLE 9. IRRADIATION TEST CONNECTIONS**

OPEN	GROUND	VCC = 5V $\pm$ 0.5V
11 - 15	8	1 - 7, 9, 10, 16

NOTE: Each pin except VCC and GND will have a resistor of  $47K\Omega \pm 5\%$  for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.

2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.

3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.

4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.

5. Data Package Contents:


• Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).

• Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.

• GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.

- X-Ray report and film. Includes penetrometer measurements.
- Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
- Lot Serial Number Sheet (Good units serial number and lot number).
- Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
- The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


# HCS160MS



#### AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

# AC Load Circuit



# **Die Characteristics**

### DIE DIMENSIONS:

104 x 86 mils

#### **METALLIZATION:**

Type: AlSi Metal Thickness:  $11k\dot{A} \pm 1k\dot{A}$ 

## **GLASSIVATION:**

Type: SiO<sub>2</sub> Thickness:  $13k\dot{A} \pm 2.6k\dot{A}$ 


#### WORST CASE CURRENT DENSITY: <2.0 x 10<sup>5</sup>A/cm<sup>2</sup>

#### BOND PAD SIZE:

100μm x 100μm 4 mils x 4 mils

4 mils x 4 mils

# Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com