

# HCS157MS

# Radiation Hardened **Quad 2-Input Multiplexers**

September 1995

#### **Features**

- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/Bit-Day
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s, 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
  - VIL = 30% of VCC Max
  - VIH = 70% of VCC Min
- Input Current Levels Ii ≤ 5μA at VOL, VOH

# Description

The Intersil HCS157MS is a Radiation Hardened quad 2-input multiplexers which select four bits of data from two sources under the control of a common select input (S). The Enable input (E NOT) is active low. When the enable pin is high all of the outputs (1Y-4Y) are forced low regardless of all other input conditions.


Moving data from two groups of registers to four common output busses is a common use of these devices. The state of the Select input determines the particular register from which the data comes. They can also be used as function generators.

The HCS157MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCS157MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

#### **Pinouts**

16 LEAD CERAMIC DUAL-IN-LINE **METAL SEAL PACKAGE (SBDIP)** MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW




16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F16, LEAD FINISH C TOP VIEW



# Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCS157DMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead SBDIP
HCS157KMSR	-55°C to +125°C	Intersil Class S Equivalent	16 Lead Ceramic Flatpack
HCS157D/Sample	+25°C	Sample	16 Lead SBDIP
HCS157K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCS157HMSR	+25°C	Die	Die

# Functional Block Diagram



# TRUTH TABLE

ENABLE	SELECT INPUTS	DATA I	OUTPUT	
Ē	S	10	I1	Y
Н	Х	Х	Х	L
L	L	L	Х	L
L	L	Н	Х	Н
L	Н	Х	L	L
L	Н	Х	Н	Н

H = High Level L = Low Level

X = Immaterial

### **Absolute Maximum Ratings**

### **Reliability Information**

Supply Voltage (VCC)0.5V to +7.0V	Thermal Resistance	$\theta_{JA}$	$\theta_{\sf JC}$
Input Voltage Range, All Inputs0.5V to VCC +0.5V	SBDIP Package	73°C/W	24°C/W
DC Input Current, Any One Input±10mA	Ceramic Flatpack Package	114°C/W	29°C/W
DC Drain Current, Any One Output±25mA	Maximum Package Power Dissipation at +12	5°C Ambient	
(All Voltage Reference to the VSS Terminal)	SBDIP Package		0.68W
Storage Temperature Range (TSTG)65°C to +150°C	Ceramic Flatpack Package		0.44W
Lead Temperature (Soldering 10sec) +265°C	If device power exceeds package dissipation	capability, pro	ovide heat
Junction Temperature (TJ) +175°C	sinking or derate linearly at the following rate:	- -	
ESD Classification	SBDIP Package	13	3.7mW/°C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

# **Operating Conditions**

Supply Voltage (VCC)+4.5V to +5.5V	Input Low Voltage (VIL)VCC to 70% of VCC
Input Rise and Fall Times at 4.5V VCC (TR, TF) 100ns Max	Input High Voltage (VIH)
Operating Temperature Range (T <sub>A</sub> )55°C to +125°C	

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

			GROUP A SUB-		LIN	IITS	
PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μА
		VIIV = VGC OI GIND	2, 3	+125°C, -55°C	-	750	μА
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V,	1	+25°C	7.2	-	mA
(Cirik)		(Note 2)	2, 3	+125°C, -55°C	6.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIH = 4.5V, VOUT = VCC - 0.4V,	1	+25°C	-7.2	-	mA
(Source)		VIL = 0V, (Note 2)	2, 3	+125°C, -55°C	-6.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 3.15V, IOL = 50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 3.85V, IOL = 50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, IOH = -50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85V, IOH = -50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μА
Current		GIND	2, 3	+125°C, -55°C	-	±5.0	μА
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, (Note 3)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. Force/Measure functions may be interchanged.
- 3. For functional tests, VO ≥ 4.0V is recognized as a logic "1", and VO ≤ 0.5V is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 1.2)	GROUP A SUB-		LIN	IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay Data to Output	TPHL	VCC = 4.5V	9	+25°C	2	26	ns
Data to Output			10, 11	+125°C, -55°C	2	30	ns
	TPLH	VCC = 4.5V	9	+25°C	2	20	ns
			10, 11	+125°C, -55°C	2	24	ns
Propagation Delay Enable to Output	TPHL	VCC = 4.5V	9	+25°C	2	22	ns
Enable to Output			10, 11	+125°C, -55°C	2	25	ns
	TPLH	VCC = 4.5V	9	+25°C	2	22	ns
			10, 11	+125°C, -55°C	2	25	ns
Propagation Delay Select to Output	TPHL	VCC = 4.5V	9	+25°C	2	31	ns
Select to Output			10, 11	+125°C, -55°C	2	37	ns
	TPLH	VCC = 4.5V	9	+25°C	2	25	ns
			10, 11	+125°C, -55°C	2	29	ns

#### NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC

**TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS** 

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power Dissipation	CPD	VCC = 5.0V, VIH = 5.0V, VIL = 0V, f = 1MHz	1	+25°C	-	68	pF
Dissipation		VIL = OV, I = IIVII IZ	1	+125°C, -55°C	-	84	pF
Input Capacitance	CIN	VCC = 5.0V, VIH = 5.0V, VIL = 0V, f = 1MHz	1	+25°C	-	10	pF
		VIL = OV, I = IIVII IZ	1	+125°C, -55°C	-	10	pF
Output Transition Time	TTHL, TTLH	VCC = 4.5V VIH = 4.5V, VIL = 0V,	1	+25°C	-	15	ns
Time		VIL - 0V,	1	+125°C, -55°C	-	22	ns

### NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 4. 2)			RAD IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	6.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-6.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V , VIH = 3.15, VIL = 1.35V, IOL = 50μA	+25°C	-	0.1	V
		VCC = 5.5V, VIH = 3.85, VIL =1.65V, IOL = 50μA	+25°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15, VIL = 1.35V, IOH = -50μA	+25°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85, VIL = 1.65V, IOH = -50μA	+25°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μА
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, (Note 3)	+25°C	-	-	-
Propagation Delay	TPHL	VCC = 4.5V	+25°C	2	30	ns
Data to Output	TPLH	VCC = 4.5V	+25°C	2	24	ns
Propagation Delay	TPHL	VCC = 4.5V	+25°C	2	25	ns
Enable to Output	TPLH	VCC = 4.5V	+25°C	2	25	ns
Propagation Delay	TPHL	VCC = 4.5V	+25°C	2	37	ns
Select to Output	TPLH	VCC = 4.5V	+25°C	2	29	ns

### NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.
- 3. For functional tests  $VO \ge 4.0V$  is recognized as a logic "1", and  $VO \le 0.5V$  is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

#### **TABLE 6. APPLICABLE SUBGROUPS**

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-I	n)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
Interim Test I (Postbu	ırn-In)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
Interim Test II (Postb	urn-In)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
Subgroup B-6		Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

#### NOTE:

1. Alternate Group A testing in accordance with Method 5005 of MIL-STD-883 may be exercised.

#### **TABLE 7. TOTAL DOSE IRRADIATION**

CONFORMANCE		TEST		READ AND	RECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

#### NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

#### TABLE 8. STATIC BURN-IN AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILI	LATOR			
OPEN	GROUND	1/2 VCC = 3V ± 0.5V	$\text{VCC} = 6\text{V} \pm 0.5\text{V}$	50kHz	25kHz			
STATIC BURN-IN I TEST CONNECTIONS (Note 1)								
4, 7, 9, 12	1 - 3, 5, 6, 8, 10, 11, 13 - 15	-	16	-	-			
STATIC BURN	-IN II TEST CONNECTION	S (Note 1)						
4, 7, 9, 12	8	-	1 - 3, 5, 6, 10, 11, 13 - 16	-	-			
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)								
-	8, 15	4, 7, 9, 12	16	2, 3, 5, 6, 10, 11, 13, 14	1			

#### NOTES:

- 1. Each pin except VCC and GND will have a resistor of 10K $\Omega$  ± 5% for static burn-in.
- 2. Each pin except VCC and GND will have a resistor of  $680\Omega \pm 5\%$  for dynamic burn-in.

**TABLE 9. IRRADIATION TEST CONNECTIONS** 

OPEN	GROUND	VCC = 5V ± 0.5V
4, 7, 9, 12	8	1, 2, 3, 5, 6, 10, 11, 13 - 16

NOTE: Each pin except VCC and GND will have a resistor of 47K $\Omega$   $\pm$  5% for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

#### HCS157MS

# Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min.,  $+125^{\circ}$ C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009


Sample - Group A, Method 5005 (Note 4)


100% Data Package Generation (Note 5)

#### NOTES:


- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

# Propagation Delay Timing Diagram and **Load Circuit**





# Transition Timing Diagram



#### **VOLTAGE LEVELS**

PARAMETER	нсѕ	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

### HCS157MS

# Die Characteristics

### **DIE DIMENSIONS:**

84 x 84 mils

#### **METALLIZATION:**

Type: SiAI

Metal Thickness: 11kÅ ± 1kÅ

# **GLASSIVATION:**

Type: SiO<sub>2</sub>

Thickness: 13kÅ ± 2.6kÅ


# WORST CASE CURRENT DENSITY:

 $< 2.0 \times 10^5 \text{A/cm}^2$ 

### **BOND PAD SIZE:**

 $100\mu m\ x\ 100\mu m$  4 mils x 4 mils

# Metallization Mask Layout



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCS157 is TA14371A.