

P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package				
BV _{DGS}	(max)	(min)	TO-92	TO-243AA*	Die [†]		
-30V	0.6Ω	-4.0A	VP3203N3	VP3203N8	VP3203ND		

*Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

[†] MIL visual screening available.

Features

- □ Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- □ Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- □ High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings


Drain-to-Source Voltage	BV _{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

11/12/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmaship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.






Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	l _D (pulsed)	Power Dissipation @ T _A = 25°C	θ _{jc} °C/W	θ _{ja} °C/W	I _{DR} *	I _{DRM}
TO-92	-0.65A	-4.0A	0.74W	125	170	-0.65A	-4.0A
TO-243AA	-1.1A	-4.0A	1.6W [†]	15	78 [†]	-1.1A	-4.0A

* I_{D} (continuous) is limited by max rated T_{j} .

[†] Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_p increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter		Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage		-30			V	$V_{GS} = 0V, I_D = -10mA$	
V _{GS(th)}	Gate Threshold Voltage		-1.0		-3.5	V	$V_{GS} = V_{DS}, I_{D} = -10mA$	
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-5.5	mV/°C	$V_{GS} = V_{DS}, I_{D} = -10mA$	
I _{GSS}	Gate Body Leakage			-1.0	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current ON-State Drain Current				-10	μA	$V_{GS} = 0V, V_{DS} = Max Rating$	
					-1	mA	$V_{GS} = 0V, V_{DS} = 0.8$ Max Rating $T_A = 125^{\circ}C$	
I _{D(ON)}				-14		A	$V_{GS} = -10V, V_{DS} = -5V$	
R _{DS(ON)}	Static Drain-to-Source	TO-92			1.0	Ω	V _{GS} = -4.5V, I _D = -1.5A	
	ON-State Resistance	SOT-89			1.0	Ω	$V_{GS} = -4.5V, I_{D} = -0.75A$	
		TO-92			0.6	Ω	$V_{GS} = -10V, I_{D} = -3A$	
		SOT-89			0.6	Ω	$V_{GS} = -10V, I_{D} = -1.5A$	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature				1.0	%/°C	$V_{GS} = -10V, I_{D} = -1.5A$	
G _{FS}	Forward Transconductance		1.0	2.0		Ω	$V_{DS} = -25V, I_{D} = -2A$	
C _{ISS}	Input Capacitance			200	300	pF		
C _{OSS}	Common Source Output Capacitance			100	120		$V_{GS} = 0V, V_{DS} = -25V$ f = 1 MHz	
C _{RSS}	Reverse Transfer Capacitance			45	60			
t _{d(ON)}	Turn-ON Delay Time				10		V _{DD} = -25V	
t _r	Rise Time				15	ns	$I_{\rm D} = -2A$	
t _{d(OFF)}	Turn-OFF Delay Time Fall Time				25	-	$R_{GEN} = 10\Omega$	
t _f					25			
V _{SD}	Diode Forward Voltage Drop				-1.6	V	$V_{GS} = 0V, I_{SD} = -1.5A$	
t _{rr}	Reverse Recovery Time			300		ns	$V_{GS} = 0V, I_{SD} = -1A$	

Notes:


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves




Maximum Rated Safe Operating Area

I_D (amperes)







Power Dissipation vs. Temperature




Thermal Response Characteristics




Typical Performance Curves








Capacitance vs. Drain-to-Source Voltage















Gate Drive Dynamic Characteristics



11/12/01

1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com