

#### Ordering Information

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	V <sub>GS(th)</sub>	I <sub>D(ON)</sub> (min)	Order Number / Package				
BV <sub>DGS</sub>	(max)	(max)		SO-8	TO-92	DPAK	Die <sup>†</sup>	
400V	5.0Ω	2.0V	2.0A	TN2640LG	TN2640N3	TN2640K4	TN2640ND	

<sup>†</sup> MIL visual screening available.

#### Features

- Low threshold 2.0V max.
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- □ Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

## **Applications**

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

#### **Absolute Maximum Ratings**

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


\* Distance of 1.6 mm from case for 10 seconds.

# Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

# **Package Options**



Note: See Package Outline section for dimensions.

12/19/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

## **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	θ <sub>jc</sub> °C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	220mA	2.0A	1.0W	125	170	220mA	2.0A
SO-8	260mA	2.0A	1.3W <sup>†</sup>	24	96†	260mA	2.0A
DPAK	500mA	3.0A	2.5W†	6.25	50	500mA	3.0A

\*  $I_{p}$  (continuous) is limited by max rated  $T_{i}$ .

<sup>†</sup> Mounted on FR4 board, 25mm x 25mm x 1.57mm.

#### Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
$BV_{DSS}$	Drain-to-Source Breakdown Voltage				V	$V_{GS} = 0V, I_{D} = 1.0mA$	
V <sub>GS(th)</sub>	Gate Threshold Voltage			2.0	V	$V_{GS} = V_{DS}, I_D = 2.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature		-2.5	-4.0	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 2.0 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10	μA	$V_{GS} = 0V, V_{DS} = Max Rating$	
				1.0	mA	$V_{GS} = 0V, V_{DS} = 0.8$ Max Rating $T_A = 125^{\circ}C$	
I <sub>D(ON)</sub>	ON-State Drain Current	1.5	3.5		A	$V_{GS} = 5.0V, V_{DS} = 25V$	
		2.0	4.0			$V_{GS} = 10V, V_{DS} = 25V$	
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance		3.2	5.0	Ω	$V_{GS} = 4.5V, I_{D} = 500mA$	
			3.0	5.0		$V_{GS} = 10V, I_{D} = 500mA$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			0.75	%/°C	$V_{GS} = 10V, I_{D} = 500mA$	
G <sub>FS</sub>	Forward Transconductance	200	330		mછ	$V_{DS} = 25V, I_{D} = 100mA$	
C <sub>ISS</sub>	Input Capacitance		180	225			
C <sub>OSS</sub>	Common Source Output Capacitance		35	70	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1.0 MHz	
C <sub>RSS</sub>	Reverse Transfer Capacitance		7.0	25			
t <sub>d(ON)</sub>	Turn-ON Delay Time		4.0	15		$V_{DD} = 25V,$ $I_D = 2.0A,$ $R_{GEN} = 25\Omega$	
t <sub>r</sub>	Rise Time		15	20	- ns		
t <sub>d(OFF)</sub>	Turn-OFF Delay Time		20	25			
t <sub>f</sub>	Fall Time		22	27			
V <sub>SD</sub>	Diode Forward Voltage Drop			0.9	V	$V_{GS} = 0V, I_{SD} = 200mA$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 1.0A	


Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.


# Switching Waveforms and Test Circuit






# **Typical Performance Curves**







t<sub>p</sub> (seconds)

## **Typical Performance Curves**






Capacitance vs. Drain-to-Source Voltage





©2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.



1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com